US2012309186A1PendingUtilityA1

Conductive structure for a semiconductor integrated circuit and method for forming the same

Individually held — no corporate assignee on recordPriority: Feb 15, 2007Filed: Aug 7, 2012Published: Dec 6, 2012
Est. expiryFeb 15, 2027(~0.6 yrs left)· nominal 20-yr term from priority
H10W 72/952H10W 72/9415H10W 72/923H10W 72/223H10W 72/252H10W 72/221H10W 72/01235H10W 72/01251H10W 72/01255H10W 72/283H10W 72/20H10W 72/01231H10W 72/019
44
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A conductive structure for a semiconductor integrated circuit and method for forming the conductive structure are provided. The semiconductor integrated circuit has a pad and a passivation layer partially covering the pad to define a first opening portion having a first lateral size. The conductive structure electrically connects to the pad via the first opening portion. The conductive structure comprises a support layer defining a second opening portion. A conductor is formed in the second opening portion to serve as a bump having a planar top surface.

Claims

exact text as granted — not AI-modified
1 . A method for forming a conductive structure on a semiconductor integrated circuit which has a pad and a passivation layer partially overlapping the pad to define a first opening portion having a first lateral dimension, the method comprising the steps of:
 (a) forming a second opening portion having a second lateral dimension by forming a supporting layer, wherein the second lateral dimension is substantially not greater than the first lateral dimension; and   (b) electrically connecting a conductor formed in the second opening portion to the pad through the first opening portion.   
     
     
         2 . The method as claimed in  claim 1 , further comprising the step of forming a conductive layer having a central portion being located at the first opening portion before the step (a). 
     
     
         3 . The method as claimed in  claim 2 , wherein the step of forming the conductive layer comprises forming the conductive layer which has a periphery portion being at least partially formed between the supporting layer and the passivation layer. 
     
     
         4 . The method as claimed in  claim 1 , when in the step (b), the conductor is formed to have a fourth vertical dimension which is substantially not smaller than a third dimension of the supporting layer.

Join the waitlist — get patent alerts

Track US2012309186A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.