US2012284497A1PendingUtilityA1

Booting method of main chip

Assignee: HSIN CHIA-HUNGPriority: May 5, 2011Filed: Dec 5, 2011Published: Nov 8, 2012
Est. expiryMay 5, 2031(~4.8 yrs left)· nominal 20-yr term from priority
Inventors:Chia-Hung Hsin
G06F 3/0604G06F 3/0679G06F 9/4401G06F 3/0632
24
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A booting method of a main chip includes the following steps. The main chip searches a current block of a NAND Flash for reading a boot table from a current page of the current block and verifying a boot header of the boot table. When the boot header passes the verification, the main chip checks whether ID of the boot table and ID of the NAND Flash are the same. When the IDs of the boot table and the NAND Flash are the same, the main chip reads a next page of the current block and checks whether data stored in the current page and in the next page is the same. When the data stored in the current page and in the next page is the same, the main chip reads configuration information of the boot table to initialize the NAND Flash and boots.

Claims

exact text as granted — not AI-modified
1 . A booting method of a main chip, comprising:
 utilizing the main chip to search a current block of a NAND Flash for reading a boot table from a current page of the current block and verifying a boot header of the boot table;   utilizing the main chip to check whether identification (ID) of the boot table and ID of the NAND Flash are the same when the boot header passes the verification;   utilizing the main chip to read a next page of the current block and check whether data stored in the current page and in the next page is the same when the ID of the boot table and ID of the NAND Flash are the same; and   utilizing the main chip to read configuration information of the boot table to initialize the NAND Flash and boots when the data stored in the current page and in the next page is the same.   
     
     
         2 . The booting method according to  claim 1 , wherein the configuration information at least includes page size, block size or an error correction code type. 
     
     
         3 . The booting method according to  claim 1 , further comprising:
 utilizing the main chip to search a next block for reading the boot table from the next block and verifying the boot header when the boot header fails the verification.   
     
     
         4 . The booting method according to  claim 1 , further comprising:
 utilizing the main chip to search a next block for reading the boot table from the next block and verifying the boot header when the ID of the boot table and ID of the NAND Flash are different.   
     
     
         5 . The booting method according to  claim 1 , further comprising:
 utilizing the main chip to read another page and check whether data stored in the another page is the same with data stored in the current page or in the next page when the data stored in the current page and in the next page is different.

Join the waitlist — get patent alerts

Track US2012284497A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.