US2011219180A1PendingUtilityA1
Flash memory device with multi-level cells and method of writing data therein
Est. expiryOct 30, 2026(~0.2 yrs left)· nominal 20-yr term from priority
G06F 12/0246G06F 2212/1021G11C 16/16G06F 2212/7208G06F 3/0613G11C 2211/5641G11C 16/04G06F 3/0632G06F 3/064G11C 16/02G06F 3/0631G06F 2212/2022G06F 2212/7202G06F 3/0679
51
PatentIndex Score
0
Cited by
0
References
0
Claims
Abstract
In one aspect, a method of writing data in a flash memory system is provided. The flash memory system forms an address mapping pattern according to a log block mapping scheme. The method includes determining a writing pattern of data to be written in a log block, and allocating one of SLC and MLC blocks to the log block in accordance with the writing pattern of the data.
Claims
exact text as granted — not AI-modified1 . A method of writing data in a flash memory system including a single-level cell (SLC) block and a multi-level cell (MLC) block, the flash memory system forming an address mapping pattern according to a log block mapping scheme, the method comprising: determining a writing pattern of data to be written in a log block; and selectively allocating one of the SLC block and the MLC block to the log block in accordance with the writing pattern of the data, wherein the writing pattern includes a sequential-writing pattern in which data are sequentially written into the log block in a unit of a page, and a random-writing pattern in which data are written into the log block out of sequence in a unit of a page, and wherein the MLC block is allocated to the log block when the writing pattern of the data is the sequential-writing pattern, and the SLC block is allocated to the log block when the writing pattern of the data is the random-writing pattern.
Join the waitlist — get patent alerts
Track US2011219180A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.