US2011107006A1PendingUtilityA1

Multiprocessor system and method thereof

Assignee: SHIN YUN-HEEPriority: Jul 28, 2006Filed: Jan 10, 2011Published: May 5, 2011
Est. expiryJul 28, 2026(~0 yrs left)· nominal 20-yr term from priority
G06F 12/02
47
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A multiprocessor system and method thereof are provided. The example multiprocessor system may include first and second processors, a dynamic random access memory having a memory cell array, the memory cell array including a first memory bank coupled to the first processor through a first port, second and fourth memory banks coupled to the second processor through a second port, and a third memory bank shared and connected with the first and second processors through the first and second ports, and a bank address assigning unit for assigning bank addresses to select individually the first and second memory banks, as the same bank address through the first and second ports, so that starting addresses for the first and second memory banks become equal in booting, and assigning bank addresses to select the third memory bank, as different bank addresses through the first and second ports, and assigning, through the second port, bank addresses to select the fourth memory bank, as the same bank address as a bank address to select the third memory bank through the first port.

Claims

exact text as granted — not AI-modified
1 . A method of assigning bank addresses to select banks, in a semiconductor memory device having a memory cell array, the memory cell array including a first memory bank coupled to a first processor through a first port, a second memory bank coupled to a second processor through a second port, and a third memory bank shared and connected with the first and second processors through the first and second ports, the method comprising:
 assigning bank addresses to select the first and second memory banks, as respectively separate bank addresses through the first and second ports; and   assigning bank addresses to select the third memory bank, as the same bank address through the first and second ports.

Join the waitlist — get patent alerts

Track US2011107006A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.