US2011089562A1PendingUtilityA1

Semiconductor device having wafer-level chip size package

Assignee: OKI SEMICONDUCTOR CO LTDPriority: Dec 24, 2004Filed: Dec 6, 2010Published: Apr 21, 2011
Est. expiryDec 24, 2024(expired)· nominal 20-yr term from priority
H10W 72/9415H10W 72/942H10W 72/29H10W 72/922H10W 72/921H10W 72/952H10W 72/923H10W 70/05H10W 70/60H10W 72/251H10W 72/244H10W 72/242H10W 72/20H10W 72/221H10W 72/012H10W 72/01255H10W 72/01225H10W 74/129H10W 90/701
49
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A semiconductor device including a semiconductor substrate with circuit elements and electrode pads formed on one surface. The surface is covered by a dielectric layer with openings above the electrode pads. A metal layer is included on the dielectric layer and patterned to form a conductive pattern with traces leading to the electrode pads. A protective layer is included as having openings exposing part of the conductive pattern. Each opening is covered by an electrode such as a solder bump, which is electrically connected through the conductive pattern to one of the electrode pads. The thickness of the protective layer, which may function as a package of the semiconductor device, is thus reduced. The protective layer may be formed from a photosensitive material, simplifying the formation of the openings for the electrodes.

Claims

exact text as granted — not AI-modified
1 : A semiconductor device comprising:
 a semiconductor substrate having a first surface, a second surface opposed to the first surface, and a circuit element formed on the first surface;   an electrode pad disposed on the first surface of the semiconductor substrate, and electrically coupled to the circuit element;   a first conductive pattern overlying the electrode pad, and electrically coupled to the electrode pad;   a protective layer sealing the first-surface side of the semiconductor substrate, and having an opening exposing part of the first conductive pattern;   an interlayer dielectric film disposed below the first conductive pattern and between the protective layer and the first surface of the semiconductor substrate, the interlayer dielectric film having a dielectric nub disposed below said opening in the protective layer and a through hole extending to the electrode pad, the dielectric nub being an upwardly protruding portion of the interlayer dielectric film, and the first conductive pattern extending from the through hole to said opening; and   a bump electrode covering said opening, and electrically coupled to the exposed part of the first conductive pattern through said opening.   
     
     
         2 : The semiconductor device of  claim 1 , wherein the upwardly protruding portion of the interlayer dielectric film is cylindrical. 
     
     
         3 : The semiconductor device of  claim 1 , wherein the interlayer dielectric film is a photosensitive resin. 
     
     
         4 : The semiconductor device of  claim 1 , wherein the protective layer is a photosensitive resin. 
     
     
         5 : The semiconductor device of  claim 1 , further comprising a first metal layer patterned to cover the electrode pad, and disposed between the interlayer dielectric film and the first conductive pattern. 
     
     
         6 : The semiconductor device of  claim 5 , wherein the first conductive pattern is formed by an electro-deposition process using the first metal layer as an electrode. 
     
     
         7 : A semiconductor device comprising;
 a semiconductor substrate having a first surface, a second surface opposed to the first surface, and a circuit element formed on the first surface;   an electrode pad disposed on the first surface of the semiconductor substrate, and electrically coupled to the circuit element;   a first conductive pattern overlying the electrode pad, and electrically coupled to the electrode pad;   a protective layer sealing the first-surface side of the semiconductor substrate, and having an opening exposing part of the first conductive pattern;   an interlayer dielectric film disposed below the first conductive pattern and between the protective layer and the first surface of the semiconductor substrate, the interlayer dielectric film including a first region having a first film thickness, a second region having a second film thickness less than the first film thickness, and a through hole extending to the electrode pad, the first region being located below said opening in the protective layer, the second region being located around the through hole and in the neighborhood of the first region, and the first conductive pattern extending from the through hole to said opening; and   a bump electrode covering said opening, and electrically coupled to the exposed part of the first conductive pattern through said opening.   
     
     
         8 : The semiconductor device of  claim 7 , wherein the first region of the interlayer dielectric film is shaped as a protrusion. 
     
     
         9 : The semiconductor device of  claim 7 , wherein the interlayer dielectric film is a photosensitive resin. 
     
     
         10 : The semiconductor device of  claim 7 , wherein the protective layer is a photosensitive resin. 
     
     
         11 : The semiconductor device of  claim 7 , further comprising a first metal layer patterned to cover the electrode pad, and disposed between the interlayer dielectric film and the first conductive pattern. 
     
     
         12 : The semiconductor device of  claim 11 , wherein the first conductive pattern is formed by an electro-deposition process using the first metal layer as an electrode.

Join the waitlist — get patent alerts

Track US2011089562A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.