US2011026326A1PendingUtilityA1
Memory system including flash memory and method of operating the same
Est. expirySep 6, 2026(~0.1 yrs left)· nominal 20-yr term from priority
G06F 11/1068G11C 2029/0411G11C 16/04G11C 16/26G11C 2229/723G11C 2029/0409G11C 29/76G11C 29/70G11C 16/0483
43
PatentIndex Score
0
Cited by
0
References
0
Claims
Abstract
A method for operating a memory system including a flash memory device having a plurality of memory blocks includes determining whether a read error generated during a read operation of the flash memory device is caused by read disturbance and replacing a memory block which includes the read error, with a spare memory block if the read error is caused by read disturbance.
Claims
exact text as granted — not AI-modified1 . A method of operating a memory system, the memory system including a flash memory device having a plurality of memory blocks, said method comprising: determining whether a read error generated during a read operation of the flash memory device is caused by a read disturbance; and replacing a memory block which includes the read error with a spare memory block if the read error is caused by the read disturbance, wherein the read disturbance is caused by programming of a memory cell of a deselected word line during reading of a memory cell of a selected word line.
Join the waitlist — get patent alerts
Track US2011026326A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.