US2010174964A1PendingUtilityA1
Systems and methods for a turbo low-density parity-check decoder
Est. expiryAug 3, 2025(expired)· nominal 20-yr term from priority
Inventors:Ismail Lakkis
H03M 13/635H03M 13/116H03M 13/6516H03M 13/1137H03M 13/118H03M 13/114
44
PatentIndex Score
0
Cited by
0
References
0
Claims
Abstract
A method for forming a plurality of parity check matrices for a plurality of data rates for use in a Low-Density Parity-Check (LDPC) decoder, comprises establishing a first companion exponent matrix corresponding to a first parity check matrix for a first data rate, and partitioning the first parity check matrix and the first companion exponent matrix into sub-matrices such that the first parity check matrix is defined using a cyclical shift of an identity matrix.
Claims
exact text as granted — not AI-modified1 . A method for forming a plurality of parity check matrices for a plurality of data rates for use in a Low-Density Parity-Check (LDPC) decoder, comprising: establishing a first companion exponent matrix corresponding to a first parity check matrix for a first data rate; and partitioning the first parity check matrix and the first companion exponent matrix into sub-matrices, wherein the first parity check matrix is defined using a cyclical shift of an identity matrix.
Join the waitlist — get patent alerts
Track US2010174964A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.