US2010147559A1PendingUtilityA1

Carrier used in the manufacture of substrate and method of manufacturing substrate using the carrier

Assignee: SAMSUNG ELECTRO MECHPriority: Dec 17, 2008Filed: Mar 13, 2009Published: Jun 17, 2010
Est. expiryDec 17, 2028(~2.4 yrs left)· nominal 20-yr term from priority
H05K 3/0097H05K 3/4644H05K 2203/1536H05K 3/0052H05K 2203/0156H05K 3/4682H05K 3/20Y10T29/49155H05K 13/02H05K 3/00Y10T29/49126H05K 3/46
55
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

The invention relates to a carrier used in the manufacture of a substrate and a method of manufacturing a substrate using the carrier, the method including (A) preparing a carrier comprising a releasing layer, and insulating layers and metal layers sequentially disposed on both sides of the releasing layer; (B) patterning the metal layers to form base circuit layers; (C) forming buildup layers on the base circuit layers; (D) executing a routing process to separate the insulating layers from the releasing layer; and (E) forming solder-resist layers on the buildup layers and forming openings in-the solder-resist layers and the insulating layers to expose pads.

Claims

exact text as granted — not AI-modified
1 . A carrier used in the manufacture of a substrate, comprising:
 a releasing layer;   insulating layers disposed on both sides of the releasing layer; and   metal layers disposed on the insulating layers.   
   
   
       2 . The carrier according to  claim 1 , wherein the releasing layer has a smaller length than that of the insulating layers such that the insulating layers are in contact with each other at lateral regions thereof. 
   
   
       3 . The carrier according to  claim 1 , wherein the releasing layer includes first and second releasing layers, and which further comprises a reinforcing layer disposed between the first and second releasing layers. 
   
   
       4 . The carrier according to  claim 3 , wherein the reinforcing layer comprises a double-sided copper clad laminate or a reinforcing and insulating material. 
   
   
       5 . A method of manufacturing a substrate using a carrier, comprising:
 preparing a carrier comprising a releasing layer, and insulating layers and metal layers sequentially disposed on both sides of the releasing layer;   patterning the metal layers to form base circuit layers;   forming buildup layers on the base circuit layers;   executing a routing process to separate the insulating layers from the releasing layer; and   forming solder resist layers on the buildup layers and forming openings in the solder resist layers and the insulating layers to expose pads.   
   
   
       6 . The method according to  claim 5 , wherein, in preparing the carrier, the releasing layer has a smaller length than that of the insulating layers such that the insulating layers are in contact with each other at lateral regions thereof. 
   
   
       7 . The method according to  claim 5 , wherein, in preparing the carrier, the releasing layer includes first and second releasing layers, and the carrier further comprises a reinforcing layer disposed between the first and second releasing layers. 
   
   
       8 . The method according to  claim 7 , wherein the reinforcing layer comprises a double-sided copper clad laminate or a reinforcing and insulating material. 
   
   
       9 . The method according to  claim 6 , wherein, in executing the routing process, the routing process is executed along routing lines positioned inside the lateral regions at which the insulating layers are in contact with each other so as to separate the insulating layers from the releasing layer.

Join the waitlist — get patent alerts

Track US2010147559A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.