US2009259696A1PendingUtilityA1
Node Synchronization for Multi-Processor Computer Systems
Est. expiryApr 25, 2025(expired)· nominal 20-yr term from priority
G06F 15/16
53
PatentIndex Score
0
Cited by
0
References
0
Claims
Abstract
A method and apparatus for controlling access by a set of accessing nodes to memory of a home node (in a multimode computer system) determines that each node in the set of nodes has accessed the memory, and forwards a completion message to each node in the set of nodes after it is determined that each node has accessed the memory. The completion message has data indicating that each node in the set of nodes has accessed the memory of the home node.
Claims
exact text as granted — not AI-modified1 . An apparatus for controlling access by a set of accessing nodes to shared memory of a home node, the home node and accessing nodes being part of a multi-node shared-memory computer system, the apparatus comprising: means for determining that each node in the set of nodes has accessed the shared memory; and means for forwarding a completion message to each node in the set of nodes after it is determined that each node has accessed the shared memory, the completion message having data indicating that each node in the set of nodes has accessed the shared memory of the home node.
Join the waitlist — get patent alerts
Track US2009259696A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.