US2009222681A1PendingUtilityA1

Methods of clock throttling in an integrated circuit

Assignee: ADACHI MISTUHIROPriority: Dec 26, 2000Filed: May 18, 2009Published: Sep 3, 2009
Est. expiryDec 26, 2020(expired)· nominal 20-yr term from priority
G06F 1/3203G06F 1/3237G06F 1/206Y02D10/00
26
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

Thermal throttling control to safely throttle clocks OFF and ON in an integrated circuit. Digital thermal throttling control is provided to gradually throttle a clock's frequency from ON to OFF and from OFF to ON. The gradual throttling can minimize an instantaneous current rise that would otherwise occur with a rapid shut OFF and a rapid turn ON of a clock. Included are methods and apparatus for digital thermal throttle control in an integrated circuit.

Claims

exact text as granted — not AI-modified
1 . A method comprising:
 periodically determining a total level of switching activity in an integrated circuit to form a measure of global functional activity;   comparing the measure of global functional activity with a predetermined limit of activity;   if the measure of global functional activity meets or exceeds the predetermined limit of activity then
 gradually reducing a first frequency of clocking of circuitry in the integrated circuit to zero to stop the clocking of circuitry in the integrated circuit, 
 waiting a first predetermined time after stopping the clocking of circuitry in the integrated circuit, and 
 starting the clocking of circuitry in the integrated circuit at a second frequency less than the first frequency; 
   and,   if the measure of global functional activity does not meet or exceed the predetermined limit of activity, then repeating the periodically determining and the comparing.

Join the waitlist — get patent alerts

Track US2009222681A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.