US2009165706A1PendingUtilityA1

Method for forming a plurality of metal lines in a semiconductor device using dual insulating layer

Assignee: DONGBU ELECTRONICS CO LTDPriority: Dec 29, 2004Filed: Mar 3, 2009Published: Jul 2, 2009
Est. expiryDec 29, 2024(expired)· nominal 20-yr term from priority
Inventors:June-Woo Lee
H10W 20/098H10W 20/063H10W 20/031H10D 64/011
52
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A method for forming a plurality of metal lines in a semiconductor device including forming first insulating layer patterns on a semiconductor substrate, the first insulating patterns being spaced from each other; depositing a metal layer on and between the first insulating layer patterns; planarizing the metal layer; patterning the planarized metal layer to form the plurality of metal lines between the first insulating layer patterns; and forming a second insulating layer on and between the metal lines.

Claims

exact text as granted — not AI-modified
1 - 7 . (canceled) 
   
   
       8 . An apparatus for forming a plurality of metal lines in a semiconductor device, comprising:
 means for forming first insulating layer patterns on a semiconductor substrate, the first insulating patterns being spaced from each other;   means for depositing a metal layer on and between the first insulating layer patterns;   
     means for planarizing the metal layer;
 means for patterning the planarized metal layer to form the plurality of metal lines between the first insulating layer patterns; 
 means for forming a second insulating layer on and between the metal lines. 
 
   
   
       9 . The apparatus of  claim 8 , wherein the means for forming first insulating layer patterns includes means for forming first insulating layer patterns lower than the metal lines. 
   
   
       10 . The apparatus of  claim 9 , wherein the means for forming first insulating layer patterns includes means for forming first insulating layer patterns with a height of ⅓ to ⅔ of that of the metal lines. 
   
   
       11 . The apparatus of  claim 9 , further comprising means for planarizing the second insulating layer. 
   
   
       12 . The apparatus of  claim 9 , wherein means for depositing a metal layer includes means for depositing a metal layer comprising aluminum. 
   
   
       13 . The apparatus of  claim 9 , wherein means for depositing a metal layer includes a sputtering apparatus. 
   
   
       14 . The apparatus of  claim 9 , wherein means for forming a second insulating layer includes a high-density plasma CVD apparatus.

Join the waitlist — get patent alerts

Track US2009165706A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.