US2008283924A1PendingUtilityA1

Semiconductor device and method for fabricating the same

Assignee: FUJITSU LTDPriority: Jun 15, 2004Filed: Nov 28, 2007Published: Nov 20, 2008
Est. expiryJun 15, 2024(expired)· nominal 20-yr term from priority
H10W 74/137H10W 20/01
43
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

The semiconductor device comprises a silicon wafer 10 , a multilayer interconnection 12 buried in inter-layer insulation film formed on the upper surface of the silicon wafer 10 , and a silicon nitride film 16 b which is formed on the back surface of the silicon wafer 10 and is an insulation film having a tensile stress, relaxing a stress exerted to the silicon wafer 10 by the inter-layer insulation films in which the multilayer interconnection 12 is buried.

Claims

exact text as granted — not AI-modified
1 . A semiconductor device comprising:
 a substrate of a semiconductor;   a gate electrode formed on one surface of the substrate with a gate insulation film formed therebetween;   a source/drain region formed in the substrate on both sides of the gate electrode;   a contact plug electrically connected to the substrate;   a first insulation film formed on said one surface of the substrate;   a multilayer interconnection buried in the first insulation film; and   a second insulation film formed on the other surface of the substrate and having a stress relaxing a stress exerted by the first insulation film to the substrate.   
     
     
         2 . A semiconductor device according to  claim 1 , wherein
 the second insulation film has a stress equal to a stress of the first insulation film.   
     
     
         3 . A semiconductor device according to  claim 1 , wherein
 the second insulation film has a tensile stress.   
     
     
         4 . A semiconductor device according to  claim 1 , wherein
 the second insulation film is a silicon nitride film.   
     
     
         5 . A semiconductor device according to  claim 1 , wherein
 the multilayer interconnection includes 10 or more interconnection layers.   
     
     
         6 . A semiconductor device according to  claim 1 , wherein
 the substrate is a wafer of an above 200 mm-diameter including 200 mm.   
     
     
         7 . A semiconductor device according to  claim 1 , wherein
 the first insulation film includes a silicon nitride film or a low dielectric constant insulation film.   
     
     
         8 . A semiconductor device according to  claim 1 , wherein
 the first insulation film includes a stopper film which has a tensile stress and functions as a stopper for etching or polishing.

Join the waitlist — get patent alerts

Track US2008283924A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.