US2008263226A1PendingUtilityA1

Dynamic packet training

Assignee: IBMPriority: Apr 14, 2005Filed: Jun 27, 2008Published: Oct 23, 2008
Est. expiryApr 14, 2025(expired)· nominal 20-yr term from priority
H04L 47/10H04L 47/365
46
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A packet control mechanism for a computer data system that dynamically adjusts packet training depending on the utilization load on the processor. The dynamic adjustment of packet training can be to enable and disable packet training, or adjust the number of packets in the packet train. In preferred embodiments, the computer data system includes a processor utilization mechanism that indicates a load on a processor. When the packet control mechanism determines the load on the processor is above a threshold limit, the packet control mechanism reduces the processor load by compressing the packets into the packet train. The compressing of the packets is stopped or reduced when the processor load is below a threshold in order to increase the data throughput on the network interface.

Claims

exact text as granted — not AI-modified
1 ) A computer system comprising:
 a processor;   a processor utilization mechanism that indicates load on the processor that is determined using an API call;   a network interface that allows the computer system to communicate with other nodes on a network coupled to the network interface by sending a plurality of data packets in a packet train over a network; and   a packet control mechanism that dynamically adjusts packet training in the network interface depending on the load on the processor indicated by the processor utilization mechanism to enable packet training when the load on the processor is above a threshold and disable packet training when the load on the processor is below the threshold;   wherein the packet control mechanism enables and disables packet training depending on the load on the processor;   wherein the packet control mechanism adjusts size of the packet train depending on the load on the processor;   wherein the packet control mechanism compares the load on the processor to a plurality of predetermined thresholds and setting a maximum size of a packet train depending on a corresponding predetermined threshold, and   wherein the predetermined threshold is set by a user of a computer system that includes the processor.   
   
   
       2 - 6 . (canceled) 
   
   
       7 ) A program product comprising:
 (A) a processor utilization mechanism that indicates loading on the processor that is determined using an API call;   (B) a packet control mechanism that dynamically adjusts packet training depending on load on the processor to enable packet training when the load on the processor is above a threshold and disable packet training when the load on the processor is below the threshold;   wherein the packet control mechanism enables and disables packet training depending on the load on the processor;   wherein the packet control mechanism adjusts size of the packet train depending on the load on the processor;   wherein the packet control mechanism compares the load on the processor to a plurality of predetermined thresholds and setting a maximum size of a packet train depending on a corresponding predetermined threshold,   wherein the predetermined threshold is set by a user of a computer system that includes the processor; and   (C) computer recordable signal bearing media bearing the processor utilization mechanism and the packet control mechanism.   
   
   
       8 )- 14 ) (canceled)

Join the waitlist — get patent alerts

Track US2008263226A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.