US2008247496A1PendingUtilityA1

Early HSS Rx Data Sampling

Assignee: IBMPriority: Apr 26, 2006Filed: Jun 18, 2008Published: Oct 9, 2008
Est. expiryApr 26, 2026(expired)· nominal 20-yr term from priority
G06F 13/385H03K 5/135H03M 9/00
53
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

In a method for reading data from a serial data source in a parallel format, data from the serial data source is deserialized by placing a plurality of predefined units of data onto a parallel bus and asserting a deserialization clock when each of the plurality of predefined units is valid on the parallel bus. A delayed clock pulse is generated a predetermined amount of time after each assertion of the deserialization clock. Each delayed pulse is repeated so as to generate an end point repeated clock pulse corresponding to each delayed pulse wherein the predetermined amount of time is an amount of time that ensures that each predefined unit of data on the parallel bus is valid when each end point repeated clock pulse is asserted.

Claims

exact text as granted — not AI-modified
1 . A method for reading data from a serial data source in a parallel format, comprising the steps of:
 a. deserializing data from the serial data source by placing a plurality of predefined units of data onto a parallel bus and asserting a deserialization clock when each of the plurality of predefined units is valid on the parallel bus;   b. generating a delayed clock pulse a predetermined amount of time after each assertion of the deserialization clock; and   c. repeating each delayed pulse so as to generate an end point repeated clock pulse corresponding to each delayed pulse wherein the predetermined amount of time is an amount of time that ensures that each predefined unit of data on the parallel bus is valid when each end point repeated clock pulse is asserted.   
   
   
       2 . The method of  claim 1 , further comprising the step of reading at least one of the predefined units of data upon assertion of at least one end point repeated clock pulse. 
   
   
       3 . The method of  claim 1 , wherein the predetermined amount of time is between zero cycles and one cycle of the deserialization clock. 
   
   
       4 . The method of  claim 1 , the predetermined amount of time has a period such that each end point repeated clock pulse is in substantial temporal alignment with a corresponding next assertion of the deserialization clock. 
   
   
       5 . A method of accessing data from a data source in a system that employs a clock tree, comprising the steps of:
 a. periodically generating a read pulse;   b. repeating the read pulse so as to generate a plurality of periodic end point repeated clock pulses; and   c. delaying the read pulse prior to the repeating step so as to cause each of the end point repeated clock pulses to be delayed from the corresponding read pulse by a predetermined amount of time.   
   
   
       6 . The method of  claim 5 , wherein the predetermined amount of time is between zero read pulse cycles and one read pulse cycle.

Join the waitlist — get patent alerts

Track US2008247496A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.