US2008122024A1PendingUtilityA1

Semiconductor substrate, semiconductor device, method for manufacturing semiconductor substrate and method for manufacturing semiconductor device

Assignee: SEIKO EPSON CORPPriority: Jul 29, 2004Filed: Jan 24, 2008Published: May 29, 2008
Est. expiryJul 29, 2024(expired)· nominal 20-yr term from priority
Inventors:Juri Kato
H10W 10/181H10W 10/061H10W 10/17H10W 10/014H10P 90/1906H10B 99/22H10D 84/80H10D 30/6744H10D 86/01H10D 86/201
50
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A semiconductor substrate comprising a semiconductor base, a dielectric layer formed in at least a part of an area on the semiconductor base, and a single crystal semiconductor layers having mutually different film thicknesses, disposed on the dielectric layer and formed by epitaxial growth.

Claims

exact text as granted — not AI-modified
1 . A semiconductor substrate characterized in comprising:
 a semiconductor base;   a dielectric layer formed in at least a part of an area on the semiconductor base; and   single crystal semiconductor layers having mutually different film thicknesses, disposed on the dielectric layer and formed by epitaxial growth.   
   
   
       2 . A semiconductor substrate characterized in comprising:
 a semiconductor base;   a first dielectric layer formed in a first area on the semiconductor base;   a first single crystal semiconductor layer formed on the first dielectric layer;   a laminated layered structure of alternately laminated layers of different selection ratios at etching, formed in a second area on the semiconductor base;   a second dielectric layer formed on the laminated layered structure; and   a second single crystal semiconductor layer formed on the second dielectric layer.   
   
   
       3 . A semiconductor device characterized in comprising:
 a semiconductor substrate;   a dielectric layer formed in a part of an area on the semiconductor substrate;   a single crystal semiconductor layer disposed on the dielectric layer and formed by epitaxial growth; and   semiconductor elements of mutually different usages formed in the semiconductor substrate and the single crystal semiconductor layer.   
   
   
       4 . A semiconductor device characterized in comprising:
 a semiconductor substrate;   a dielectric layer formed in a part of an area on the semiconductor substrate;   single crystal semiconductor layers of mutually different film thicknesses, disposed on the dielectric layer and formed by epitaxial growth; and   semiconductor elements of mutually different usages formed in the single crystal semiconductor layers.   
   
   
       5 . A semiconductor device characterized in comprising:
 a semiconductor substrate;   a dielectric layer formed in a part of an area on the semiconductor substrate;   single crystal semiconductor layers of mutually different film thicknesses, disposed on the dielectric layer and formed by epitaxial growth; and   semiconductor elements of mutually different usages formed in the semiconductor substrate and the single crystal semiconductor layers of mutually different film thicknesses.   
   
   
       6 . A semiconductor device according to  claim 4  or  5 , characterized in further comprising element isolation regions for isolating the single crystal semiconductor layers in a horizontal direction, wherein the single crystal semiconductor layers of mutually different film thicknesses are disposed in a self-alignment manner between the element isolation regions. 
   
   
       7 . A semiconductor device according to  claim 5  or  6 , characterized in that a protection circuit or a trench memory cell is disposed in the semiconductor substrate, and among the single crystal semiconductor layers of mutually different film thicknesses, a completely depleted type field effect transistor is disposed in a single crystal semiconductor layer of a smaller film thickness, and a partially depleted type field effect transistor or bipolar transistor is disposed in a single crystal semiconductor layer of a greater film thickness. 
   
   
       8 . (canceled) 
   
   
       9 . (canceled) 
   
   
       10 . (canceled)

Join the waitlist — get patent alerts

Track US2008122024A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.