Contact structure of a wires and method manufacturing the same, and thin film transistor substrate including the contact structure and method manufacturing the same
Abstract
In a method of fabricating a thin film transistor array substrate for a liquid crystal display, a gate line assembly is formed on a substrate with a chrome-based under-layer and an aluminum alloy-based over-layer while proceeding in the horizontal direction. The gate line assembly has gate lines, and gate electrodes, and gate pads. A gate insulating layer is deposited onto the insulating substrate such that the gate insulating layer covers the gate line assembly. A semiconductor layer and an ohmic contact layer are sequentially formed on the gate insulating layer. A data line assembly is formed on the ohmic contact layer with a chrome-based under-layer and an aluminum alloy-based over-layer. The data line assembly has data lines crossing over the gate lines, source electrodes, drain electrodes, and data pads. A protective layer is deposited onto the substrate, and patterned to thereby form contact holes exposing the drain electrodes, the gate pads, and the data pads. The sidewall of the under-layers for the gate line assembly and the data line assembly is exposed through the contact holes. An IZO-based layer is deposited onto the substrate, and patterned to thereby form pixel electrodes, subsidiary gate pads, and subsidiary data pads. The pixel electrodes are connected to the sidewall of the drain electrodes, and the subsidiary gate and data pads are connected to the sidewall of the gate and the data pads.
Claims
exact text as granted — not AI-modified1 . A method of forming a wiring line contact structure, the method comprising the steps of:
forming a wiring line assembly on a substrate with a first conductive layer; depositing an insulating layer onto the wiring line assembly such that the insulating layer covers the wiring line assembly; patterning the insulating layer to thereby form a contact hole exposing the sidewall of the wiring line assembly; and forming a second conductive layer such that the second conductive layer contacts the sidewall of the wiring line assembly through the contact hole.
2 . The method of claim 1 wherein the first conductive layer is formed with an over-layer based on aluminum or aluminum alloy, and an under-layer based on molybdenum, molybdenum alloy or chrome.
3 . The method of claim 1 wherein the distance between the boundary of the contact hole and the boundary of the wiring line assembly is established to be 2 μm or less.
4 . The method of claim 1 wherein the second conductive layer is formed with a transparent conductive material.
5 . The method of claim 4 wherein the transparent conductive material is indium zinc oxide (IZO).Join the waitlist — get patent alerts
Track US2008090404A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.