US2008040703A1PendingUtilityA1

Systems and methods for modeling execution behavior

Assignee: MATHWORKS INCPriority: Jun 28, 2005Filed: Aug 3, 2007Published: Feb 14, 2008
Est. expiryJun 28, 2025(expired)· nominal 20-yr term from priority
G06F 8/10G06F 8/34
51
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A mechanism in a block diagram environment allows the modeling of an execution behavior of a block in a block diagram, where a user selects the execution behavior from a plurality of functions related to the block diagram and where the execution behavior of the block is performed when at least one model variable associated with the block satisfies a user-specified condition is disclosed. States and other internal data in the designated block are initialized upon the satisfaction of the user-specified condition. The illustrative embodiment of the present invention also allows the internal data to be reset upon the ending of the event, such as the modeled introduction or withdrawal of power. The execution behavior may be suspended and resumed multiple times during the simulation in response to multiple occurrences of the specified event. The present invention also allows for selected data to be exempt from the reset process so that the selected data is non-volatile.

Claims

exact text as granted — not AI-modified
1 . A method for generating source code, the method comprising: 
 receiving a functional block diagram including at least one block, the at least one block representing a component having at least one first execution behavior that executes upon satisfaction of a first user-specified condition; and    generating source code that, when compiled and executed by a controller, causes the controller to simulate operation of the component.    
   
   
       2 . The method according to  claim 1 , wherein generating source code further comprises generating source code in a language executable by a virtual machine.  
   
   
       3 . The method according to  claim 1 , wherein receiving comprises receiving a functional block diagram including at least one block, the at least one block representing a hardware component.  
   
   
       4 . The method according to  claim 1 , wherein receiving comprises receiving a functional block diagram including at least one block, the at least one block representing a component having at least one first execution behavior that initializes an internal state of the component.  
   
   
       5 . The method according to  claim 1 , wherein receiving comprises receiving a functional block diagram including at least one block, the at least one block representing a component having at least one first execution behavior that executes upon providing power to the component.  
   
   
       6 . The method according to  claim 1 , wherein receiving comprises receiving a functional block diagram including at least one block, the at least one block representing a component having at least one first execution behavior that executes upon removing power from the component.  
   
   
       7 . The method according to  claim 1 , wherein receiving comprises receiving a functional block diagram including at least one block, the at least one block representing a component having at least one first execution behavior that executes upon providing power to the component multiple times.  
   
   
       8 . The method according to  claim 1 , wherein receiving comprises receiving a functional block diagram including at least one block, the at least one block representing a component having a sub-component, the sub-component having at least one second execution behavior that executes upon satisfaction of a second user-specified condition.  
   
   
       9 . The method according to  claim 8 , wherein receiving a functional block diagram including at least one block, the at least one block representing a component having a sub-component, the sub-component having at least one second execution behavior comprises receiving a functional block diagram including at least one block, the at least one block representing a component having a sub-component, the sub-component having at least one second execution behavior that executes upon provision of power to the sub-component.  
   
   
       10 . The method according to  claim 8 , wherein receiving a functional block diagram including at least one block, the at least one block representing a component having a sub-component, the sub-component having at least one second execution behavior comprises receiving a functional block diagram including at least one block, the at least one block representing a component having a sub-component, the sub-component having at least one second execution behavior that executes upon removal of power from the sub-component.  
   
   
       11 . A computer-readable medium having computer-readable signals stored thereon that define instructions that, as a result of being executed by a computer, instruct the computer to perform the method of  claim 1 .  
   
   
       12 . A method for simulating component behavior, the method comprising: 
 presenting, to a user of a computer system, a plurality of block diagram elements, the plurality including: 
 at least one element representing a component;  
 at least one element representing a first execution behavior of the at least one component; and  
 an least one element representing a first user-specified condition to be satisfied prior to simulating the first execution behavior; and  
   receiving, from the user, a block diagram including: 
 an element representing an identified component;  
 an element representing a first execution behavior of the identified component; and  
 an element representing a first user-specified condition to be satisfied prior to simulating the first execution behavior of the identified component.  
   
   
   
       13 . The method according to  claim 12 , wherein receiving, from the user, the block diagram including the element representing the identified component comprises receiving, from the user, a block diagram including at least one element representing an identified hardware component.  
   
   
       14 . The method according to  claim 12 , wherein receiving, from the user, the block diagram including the element representing the first execution behavior of the identified component comprises receiving, from the user, a block diagram including an element representing the execution behavior that initializes an internal state of the component.  
   
   
       15 . The method according to  claim 12 , wherein receiving, from the user, the block diagram including the element representing the first user-specified condition to be satisfied prior to simulating the first execution behavior of the identified component comprises receiving, from the user, a block diagram including an element representing provision of power to the component.  
   
   
       16 . The method according to  claim 12 , wherein receiving, from the user, the block diagram including the element representing the first user-specified condition to be satisfied prior to simulating the first execution behavior of the identified component comprises receiving, from the user, a block diagram including an element representing removal of power from the component.  
   
   
       17 . The method according to  claim 12 , wherein receiving, from the user, the block diagram including the element representing the first user-specified condition to be satisfied prior to simulating the first execution behavior of the identified component comprises receiving, from the user, a block diagram including an element representing provision of power to the component multiple times.  
   
   
       18 . The method according to  claim 12 , wherein presenting further comprises presenting, to the user of the computer system, a plurality of block diagram elements, the plurality including: 
 at least one element representing a sub-component;    at least one element representing a second execution behavior of the sub-component; and    at least one element representing a second user-specified condition to be satisfied prior to simulating the second execution behavior; and    wherein receiving further comprises receiving, from the user, a block diagram including:    an element representing an identified sub-component;    an element representing an identified second execution behavior; and    an element representing an identified second user-specified condition to be satisfied prior to simulating the second execution behavior.    
   
   
       19 . The method according to  claim 18 , wherein receiving, from the user, the block diagram including the element representing the second user-specified condition to be satisfied prior to simulating the second execution behavior of the identified sub-component comprises receiving, from the user, a block diagram including an element representing provision of power to the sub-component.  
   
   
       20 . The method according to  claim 18 , wherein receiving, from the user, the block diagram including the element representing the second user-specified condition to be satisfied prior to simulating the second execution behavior of the identified sub-component comprises receiving, from the user, a block diagram including an element representing removal of power from the sub-component.  
   
   
       21 . A computer-readable medium having computer-readable signals stored thereon that define instructions that, as a result of being executed by a computer, instruct the computer to perform the method of  claim 12.

Join the waitlist — get patent alerts

Track US2008040703A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.