US2007266186A1PendingUtilityA1

Method and system for receiver detection in pci-express devices

47
Individually held — no corporate assignee on recordPriority: Apr 6, 2005Filed: May 9, 2007Published: Nov 15, 2007
Est. expiryApr 6, 2025(expired)· nominal 20-yr term from priority
Inventors:David E. Woodral
G06F 13/423
47
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A method and system for detecting when a receiver in a host system is present or absent to receive information from a PCI-Express device is provided. The method includes monitoring a signal received from a serial/de-serializer for transitions; re-starting a first timer when a transition is detected; and detecting a receiver's absence if a second timer has reached a maximum value after a transition is detected and a first timer cycle is incomplete. The PCI-Express device includes a receiver detection logic that determines when a receiver is absent before sending any data to the host system. The PCI-Express device may be a host adapter.

Claims

exact text as granted — not AI-modified
1 . A method for detecting when a receiver in a PCI-Express device is present or absent to receive information, comprising: 
 monitoring a signal received from a serial/de-serializer for transitions;    re-starting a first timer when a transition is detected; and    detecting a receiver's absence if a second timer has reached a maximum value after a transition is detected and a first timer cycle is incomplete.    
   
   
       2 . The method of  claim 1 , wherein a first timer output value is compared to a programmed value and if the first timer output value is equal to the programmed value then a receiver is presumed to be present.  
   
   
       3 . The method of  claim 1 , wherein a second timer output value is compared to a programmed value and when the second timer output value is not equal to the programmed value, a signal is produced to declare a receiver's absence.  
   
   
       4 . The method of  claim 3 , wherein if the second timer output value is equal to the programmed value, then a receiver is presumed to be present.  
   
   
       5 . The method of  claim 1 , wherein if a transition is not detected then an edge detector continues to monitor the signal received from the serial/de-serializer.  
   
   
       6 . The method of  claim 1 , wherein if a transition is not detected, then a receiver is presumed to be present.  
   
   
       7 . The method of  claim 1 , wherein an output control module generates a signal to declare if a receiver is present or absent.  
   
   
       8 . The method of  claim 1 , wherein the PCI-Express device is a host bus adapter.  
   
   
       9 . A PCI-Express device, comprising: 
 receiver detection logic that determines when a receiver is absent before sending any data to another PCI-Express device.    
   
   
       10 . The PCI-Express device of  claim 9 , wherein an edge detector module monitors a signal received from a serial de-serializer for any transitions.  
   
   
       11 . The PCI-Express device of  claim 9 , wherein if a transition is detected, a first timer is re-started.  
   
   
       12 . The PCI-Express device of  claim 11 , wherein a second timer is used to declare that a receiver is absent when the first timer's cycle is incomplete after a certain time interval.  
   
   
       13 . The PCI-Express device of  claim 12 , wherein the time interval is programmable.  
   
   
       14 . The PCI-Express device of  claim 12 , wherein an output control module receives an input based on a comparison of a second timer value and a programmed value and declares that a receiver is absent.  
   
   
       15 . The PCI-Express device of  claim 11 , wherein if an output from the first timer is equal to a programmed value, then a receiver is presumed to be present.  
   
   
       16 . The PCI-Express device of  claim 9 , wherein the PCI-Express device is a host bus adapter.  
   
   
       17 . A system for connecting host systems with storage devices comprising: 
 a PCI-Express device with a receiver detection logic that determines when a receiver is absent before sending any data to a host system.    
   
   
       18 . The system of  claim 17 , wherein an edge detector module monitors a signal received from a serial de-serializer for any transitions.  
   
   
       19 . The system of  claim 17 , wherein if a transition is detected, a first timer is re-started.  
   
   
       20 . The system of  claim 19 , wherein a second timer is used to declare that a receiver is absent when the first timer's cycle is incomplete after a certain time interval.  
   
   
       21 . The system of  claim 19 , wherein the time interval is programmable.  
   
   
       22 . The system of  claim 19 , wherein an output control module receives an input based on a comparison of a second timer value and a programmed value and declares that a receiver is absent.  
   
   
       23 . The system of  claim 19 , wherein if an output from the first timer is equal to a programmed value, then a receiver is presumed to be present.  
   
   
       24 . The system of  claim 17 , wherein the PCI-Express device is a host bus adapter.

Join the waitlist — get patent alerts

Track US2007266186A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.