US2007263729A1PendingUtilityA1
Method and apparatus of picture display
Est. expiryJan 17, 2022(expired)· nominal 20-yr term from priority
H04N 19/42H04N 9/8042H04N 9/8063H04N 19/577H04N 5/85H04N 19/61
54
PatentIndex Score
0
Cited by
0
References
0
Claims
Abstract
A method and an apparatus of picture display. The invention displays the first picture and the second picture and displaying at least one virtual picture in between the first and the second picture. The motion compensator is included in a DVD player. The method includes: decoding the first and the second pictures from the received bit-stream; creating the virtual picture parameter according to the transition effect; and generating the virtual picture according to the virtual picture parameter by the motion compensator.
Claims
exact text as granted — not AI-modified1 . A method of decoding an encoded video data stream to generate decoded video data, the method comprising:
retrieving a first block from a first reference picture; adjusting a signal intensity of the first block; and performing a motion compensation operation to generate the decoded video data according to the first block.
2 . The method of claim 1 , wherein adjusting the signal intensity of the first block comprises:
multiplying the signal intensity of the first block with a value.
3 . The method of claim 2 , wherein the value is in a ½ n format and n is a positive integer.
4 . A method of decoding an encoded video data stream to generate decoded video data, the method comprising:
retrieving a first block from a first reference picture; retrieving a second block from a second reference picture; adjusting a first signal intensity of the first block; adjusting a second signal intensity of the second block; and performing a motion compensation operation to generate the decoded video data according to the first and second blocks.
5 . The method of claim 4 , wherein adjusting the first signal intensity of the first block comprises multiplying the first signal intensity with a first value; and adjusting the signal intensity of the second block comprises multiplying the second signal intensity with a second value.
6 . A video decoding system for decoding an encoded video data stream to generate decoded video data to a memory, the video decoding system comprising:
a processing unit receiving the encoded video data stream to generate first and second parameters; a motion compensator (MC) retrieving a first block of a first reference picture from the memory according to the first parameter, adjusting a first signal intensity of the first block, and generating an adjusted video signal; and a block reconstruction module combining the second parameter and the adjusted video signal to generate the decoded video data to the memory.
7 . The video decoding system of claim, 6 , wherein the MC adjusts the first signal intensity of the first block (Fd 1 ) by multiplying a value (alpha) to generate an adjusted first signal intensity of the first block (Fd 1 ′) according to the following equation:
Fd 1′=alpha* Fd 1.
8 . The video decoding system of claim 7 , wherein alpha is in a ½ n format and n is a positive integer.
9 . The video decoding system of claim 6 , wherein the MC generates the adjusted video signal by retrieving a second block of a second reference picture from the memory according to the first parameter and adjusting a second signal intensity of the second block.
10 . The video decoding system of claim 9 , wherein the first parameter comprises:
a motion type indicating a size of the first and second blocks in the first reference picture and the second reference picture to be retrieved by the MC, respectively; a forward motion vector indicating a first address in the memory to be retrieved by the MC; and a backward motion vector indicating a second address in the memory to be retrieved by the MC.
11 . The video decoding system of claim 10 , wherein the MC further comprises:
an address generator receiving the forward motion vector and the backward motion vector, and outputting a first fetch-address and a second fetch-address respectively; a data buffer retrieving the first block from the first reference picture and the second block from the second reference picture according to the first fetch-address, the second fetch-address, and the motion type; and an interpolator receiving the first and second blocks and interpolating the first and second blocks to generate and output the adjusted video signal to the BR module.
12 . The video decoding system of claim 11 , wherein the Interpolator further comprises:
a left shifter that left-shifts the first block data by n bits and outputs a left-shift-signal, where n is a positive integer; a negator that converts the left-shift-signal into a negative value, and outputs a negate-signal; a first multiplexer that receives the negate-signal, outputs a negate signal as a multiplex-signal; an adder that receives the second block, the left-shift signal, and the multiplex-signal, and generates an added signal; and a right shifter that right-shifts the added signal by n bits and outputs a right-shift-signal to the BR module.
13 . The video decoding system of claim 6 , wherein the first parameter comprises a motion type indicating a size of the first block in the first reference picture to be retrieved by the MC, a motion vector indicating a first address in the memory to be retrieved by the MC.
14 . The video decoding system of claim 13 , wherein the MC further comprises:
an address generator receiving the motion vector, and outputs a fetch-address; a data buffer retrieving the first block from the first reference picture according to the fetch-address and the motion type; and an interpolator receiving the first block and outputting the adjusted video signal to the BR module.Join the waitlist — get patent alerts
Track US2007263729A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.