US2007163993A1PendingUtilityA1

Planarization with reduced dishing

Assignee: LSI LOGIC CORPPriority: Apr 23, 2003Filed: Apr 2, 2007Published: Jul 19, 2007
Est. expiryApr 23, 2023(expired)· nominal 20-yr term from priority
H10P 95/04H10P 70/234H10P 52/403H10P 50/267H10W 20/062C23F 4/00C23F 1/02B23H 5/08C25F 3/02
54
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A method of forming a planarized layer on a substrate, where the substrate is cleaned, and the layer is formed having a surface with high portions and low portions. A resistive mask is formed over the low portions of the layer, but not over the high portions of the layer. The surface of the layer is etched, where the high portions of the layer are exposed to the etch, but the low portions of the layer underlying the resistive mask are not exposed to the etch. The etch of the surface of the layer is continued until the high portions of the layer are at substantially the same level as the low portions of the layer, thereby providing an initial planarization of the surface of the layer. The resistive mask is removed from the surface of the layer, and all of the surface of the layer is planarized to provide a planarized layer.

Claims

exact text as granted — not AI-modified
1 . (canceled)  
     
     
         2 . (canceled)  
     
     
         3 . (canceled)  
     
     
         4 . (canceled)  
     
     
         5 . (canceled)  
     
     
         6 . (canceled)  
     
     
         7 . (canceled)  
     
     
         8 . (canceled)  
     
     
         9 . (canceled)  
     
     
         10 . (canceled)  
     
     
         11 . (canceled)  
     
     
         12 . (canceled)  
     
     
         13 . (canceled)  
     
     
         14 . (canceled)  
     
     
         15 . (canceled)  
     
     
         16 . (canceled)  
     
     
         17 . A method of forming a planarized layer on a substrate, the method comprising the steps of: 
 cleaning the substrate,    forming the layer having a surface with high portions and low portions,    forming a planar layer over the layer,    planarizing the planar layer down to the high portions of the surface of the layer, and    planarizing the planar layer and the surface of the layer using a process that planarizes both the planar layer and the layer at a substantially equal rate, until at least the planar layer is substantially completely removed, to provide a planarized layer.    
     
     
         18 . The method of  claim 17 , wherein the step of forming the planar layer comprises depositing at least one of spin on glass and flow fill dielectric.  
     
     
         19 . The method of  claim 17 , wherein the step of planarizing the planar layer comprises chemical mechanical polishing the planar layer.  
     
     
         20 . The method of  claim 17 , wherein the step of planarizing the planar layer and the surface of the layer comprises at least one of chemical mechanical polishing and electropolishing.

Join the waitlist — get patent alerts

Track US2007163993A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.