US2007159893A1PendingUtilityA1

Method of programming and erasing multi-level flash memory

Assignee: FAN TSO-HUNGPriority: Jan 17, 2002Filed: Dec 27, 2006Published: Jul 12, 2007
Est. expiryJan 17, 2022(expired)· nominal 20-yr term from priority
G11C 16/12G11C 11/5628G11C 11/5635G11C 2211/5621
41
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A programming method of the multi-level flash memory comprises shooting a programming voltage that is increasing upwards stepwise each time into the gate of the multi-level flash memory, and following, shooting a program verify voltage that is decreasing downwards to program a multi-level in the multi-level flash memory and shooting an additional programming voltage into the multi-level flash memory after the last program verify voltage is shot. An erasing method of the multi-level flash memory comprises shooting an erasing voltage that is decreasing downwards stepwise each time into a gate of the multi-level flash memory, and following, shooting a erase verify voltage that is increasing upwards to erase a multi-level in the multi-level flash memory and shooting an additional voltage into the multi-level flash memory after the last erase verify voltage is shot.

Claims

exact text as granted — not AI-modified
1 - 5 . (canceled)  
   
   
       6 . An erasing method of a flash memory comprising a floating gate, comprising: 
 applying an erasing voltage to draw charges out of the floating gate and change a state of the flash memory to an erased state; and    applying an additional erasing voltage to the flash memory after the erasing voltage is applied, wherein the additional erasing voltage is capable of adjusting the erased state of the flash memory.    
   
   
       7 . The erasing method of  claim 6 , wherein the flash memory comprises a multi-level flash memory.  
   
   
       8 . The erasing method of  claim 7 , wherein the erased state of the multi-level flash memory is a state of a lowest value of the multi-level.  
   
   
       9 . The erasing method of  claim 6 , wherein the flash memory comprises a binary flash memory.  
   
   
       10 . The erasing method of  claim 6 , wherein the erasing voltage is applied multiple times.  
   
   
       11 . The erasing method of  claim 10 , wherein electrons are drawn out of the floating gate by the erasing voltage and the erasing voltage is decreased downward stepwise each time.

Join the waitlist — get patent alerts

Track US2007159893A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.