US2007157014A1PendingUtilityA1

Apparatus for remote flashing of a bios memory in a data processing system

Assignee: WISTRON CORPPriority: Apr 6, 2004Filed: Mar 16, 2007Published: Jul 5, 2007
Est. expiryApr 6, 2024(expired)· nominal 20-yr term from priority
G06F 8/65
46
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A method and apparatus thereof for flashing a BIOS of a data processing system remotely are provided. A BIOS flash instruction is given remotely from a remote console, transmitted to a microprocessor and a corresponding storage media of the data processing system via network, where the microprocessor is irresponsible for operating system. A BIOS image file is identified correct before performing BIOS of a system microprocessor that is responsible for operating system, where the system microprocessor is usually CPU. BIOS is remotely flashed with this method and apparatus, and since flash operation is performed independently of the operating system of the data processing system, BIOS re-flash can be performed and data processing system can be rebooted even when flash operation is failed or operating system is disable.

Claims

exact text as granted — not AI-modified
1 . A data processing system apparatus, for performing a flash operation to a rewritable memory remotely, the data processing system apparatus comprising: 
 a remote console;    a network;    a network interface;    a first microprocessor;    a first register;    a second microprocessor; and    a second register;    wherein the first microprocessor serves as a bridge between the remote console and the network and the network interface, where an information transmitted from the remote console for the flash operation is stored in the first register, in order to flash the rewritable memory associated with the second microprocessor along with the second register.    
   
   
       2 . The data processing system apparatus of  claim 1 , wherein the remote console comprises a remote data processing system.  
   
   
       3 . The data processing system apparatus of  claim 2 , wherein the remote data processing system is selected at least one from a group of: a desktop computer, a laptop computer, and a server.  
   
   
       4 . The data processing system apparatus of  claim 1 , wherein the network comprises an Ethernet.  
   
   
       5 . The data processing system apparatus of  claim 1 , wherein the network comprises a Local Area Network (LAN).  
   
   
       6 . The data processing system apparatus of  claim 1 , wherein the network interface comprises a Network Interface Card (NIC).  
   
   
       7 . The data processing system apparatus of  claim 1 , wherein the first register comprises at least one of a flash memory and a Random Access Memory (RAM).  
   
   
       8 . The data processing system apparatus of  claim 1 , wherein the first microprocessor comprises a Central Processing Unit (CPU).  
   
   
       9 . The data processing system apparatus of  claim 1 , wherein the second register comprises at least one of a flash memory and a Random Access Memory (RAM).  
   
   
       10 . The data processing system apparatus of  claim 9 , wherein the flash operation is performed by the first microprocessor via the second microprocessor along with the flash memory.  
   
   
       11 . The data processing system apparatus of  claim 9 , wherein the flash operation is performed directly by the first microprocessor accessing the flash memory.  
   
   
       12 . The data processing system apparatus of  claim 1 , wherein the rewritable memory comprises a Basic Input/Output System (BIOS) chip.  
   
   
       13 . The data processing system apparatus of  claim 12 , wherein the rewritable memory comprises two programmable parts, where any one of the programmable parts comprises a copy of a code of the rewritable memory while the flash operation is performed on the rewritable memory, and only the programmable part that is unable is performed with the flash operation.  
   
   
       14 . The data processing system apparatus of  claim 12 , wherein the rewritable memory comprises an EEPROM.  
   
   
       15 . The data processing system apparatus of  claim 1 , wherein the data processing system is a computer system.  
   
   
       16 . The data processing system apparatus of  claim 1 , wherein the data processing system is a computer network system.  
   
   
       17 . A data processing system suitable for flashing a rewritable memory with a remote instruction, the system comprising: 
 a remote console for providing the remote instruction and a flashing content;    a first microprocessor module;    a second microprocessor module, associated with the rewritable memory, coupled to the first microprocessor module;    a network; and    a network interface, coupled to the network and the second microprocessor module.    
   
   
       18 . The data processing system of  claim 17 , wherein the first microprocessor module comprises: 
 a first microprocessor, coupled to the network interface; and    a first register, coupled to the first microprocessor.    
   
   
       19 . The data processing system of  claim 18 , wherein the first register comprises at least one of a flash memory and a Random Access Memory (RAM).  
   
   
       20 . The data processing system of  claim 17 , wherein an operating system booted by the second microprocessor module via the rewritable memory comprises: 
 a second microprocessor, being coupled to the first microprocessor; and    a second register, being coupled to the second microprocessor.    
   
   
       21 . The data processing system of  claim 17 , wherein an operating system booted by the second microprocessor module via the rewritable memory comprises: 
 a second microprocessor, coupled to the first microprocessor; and    a second register, coupled to the first microprocessor and the second microprocessor.    
   
   
       22 . The data processing system of  claim 18 , wherein the second register comprises at least one of a flash memory and a Random Access Memory (RAM).  
   
   
       23 . The data processing system of  claim 18 , wherein the second microprocessor is a Central Processing Unit (CPU).  
   
   
       24 . The data processing system of  claim 17 , wherein the remote console comprises a remote data processing system.  
   
   
       25 . The data processing system of  claim 17 , wherein the network comprises an Ethernet.  
   
   
       26 . The data processing system of  claim 17 , wherein the network comprises a Local Area Network (LAN).  
   
   
       27 . The data processing system of  claim 17 , wherein the network interface comprises a Network Interface Card (NIC).

Join the waitlist — get patent alerts

Track US2007157014A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.