US2007061763A1PendingUtilityA1
Method of generating development environment for developing system lsi and medium which stores program therefor
Est. expiryApr 26, 2022(expired)· nominal 20-yr term from priority
G06F 30/33G06F 30/30G06F 9/455G06F 30/3308
47
PatentIndex Score
0
Cited by
0
References
0
Claims
Abstract
A system LSI development environment generating method includes a compiler customizing section which generates a compiler from a configuration designation file, an assembler customizing section which generates an assembler, and a simulator generating section which generates a simulator. The configuration designation file contains a designation of hardware which executes instructions.
Claims
exact text as granted — not AI-modified1 - 44 . (canceled)
45 . A method of generating a development environment for developing a system LSI, comprising:
analyzing an input command; and in accordance with the analyzed command, generating a development environment of a system LSI on the basis of information of a configuration designation file in which a configuration of the system LSI is described, wherein the development environment includes a verification vector generating section which generates a verification vector, and the verification vector generating section generates a verification vector of a processor from an operation instruction of the configuration designation file.
46 . The method according to claim 45 , wherein the verification vector generating section generates ISA information from register information of the configuration designation file.
47 - 90 . (canceled)
91 . The method according to claim 46 , wherein the ISA information includes information which is configured by a mnemonic, an operand list, and operand information.
92 . The method according to claim 47 , wherein the operand information includes operand type, bit width of an operand, and presence/absence of reference/substitution when the operand is a register.
93 . The method according to claim 48 , wherein the ISA information is used to generate a verification program.
94 . The method according to claim 48 , wherein the operand information is used to generate immediate data for inspection by using the information of the bit width when the operand is an immediate operand.
95 . The method according to claim 48 , wherein the operand information is used to generate a value which is set to a register when the operand is a register operand and a value of the register is referred.
96 . The method according to claim 51 , wherein the generated value is used to generate code data which is set to the register.
97 . The method according to claim 48 , wherein the operand information is used to generate code data for supplying to a log file when the operand is a register operand and a value is assigned to the register.
98 . The method according to claim 48 , wherein the operand information is acquired by analyzing the instruction behavioral description, the presence/absence of reference/substitution of the operand is acquired by the analyzing, when an operand is a register.
99 . The method according to claim 54 , wherein, when the operand is the register and a value of the register is referred, the value is generated at random within the range of a settable bit width.
100 . The method according to claim 55 , wherein, when the operand is the register and a value of the register is referred, the value is generated by obtaining a region which is set to an input.
101 . The method according to claim 56 , further including inspecting a boundary condition by generating points on and near the boundary of the region as input data.Join the waitlist — get patent alerts
Track US2007061763A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.