US2007037372A1PendingUtilityA1

Planarizing a semiconductor structure to form replacement metal gates

Assignee: KAVALIEROS JACKPriority: Jul 28, 2004Filed: Oct 13, 2006Published: Feb 15, 2007
Est. expiryJul 28, 2024(expired)· nominal 20-yr term from priority
H10P 50/667H10P 50/283H10D 64/01318H10D 64/01316H10D 64/01342H10D 30/792H10D 64/691H10D 64/665H10D 84/0177H10D 64/017H10D 84/0167H10D 84/038H10D 64/667
49
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A sacrificial gate structure, including nitride and fill layers, may be replaced with a metal gate electrode. The metal gate electrode may again be covered with a nitride layer covered by a fill layer. The replacement of the nitride and fill layers may reintroduce strain and provide an etch stop.

Claims

exact text as granted — not AI-modified
1 . a semiconductor structure comprising: 
 a substrate;    a metal gate electrode formed over said substrate;    a nitride layer over said metal gate electrode; and    an interlayer dielectric layer over said nitride layer.    
     
     
         2 . The structure of  claim 1  wherein said interlayer dielectric has a dielectric constant less than five.  
     
     
         3 . The structure of  claim 1  wherein said structure includes a pair of metal gate electrodes, one for an NMOS transistor and one for a PMOS transistor.  
     
     
         4 . The structure of  claim 1  wherein said nitride layer is in direct contact with said gate electrode.  
     
     
         5 . The structure of  claim 1  wherein said interlayer dielectric fills the region between metal gate electrodes.  
     
     
         6 . The structure of  claim 1  wherein said interlayer dielectric is carbon-doped oxide.

Join the waitlist — get patent alerts

Track US2007037372A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.