US2006291503A1PendingUtilityA1
Apparatus and Method to Allow a Frame Check Sequence to Determine the Updating of Adaptive Receiver Parameters of a High Speed Communication Device
Est. expiryMar 5, 2017(expired)· nominal 20-yr term from priority
Inventors:Joseph Chapman
H04L 25/03993G01R 29/0864
48
PatentIndex Score
0
Cited by
0
References
0
Claims
Abstract
A DSL device performs a frame check sequence operation in a digital signal processor (DSP), i.e., layer one of the OSI seven layer model, heretofore performed only in layer two of the OSI seven layer model. Performing the layer two framing and calculating the frame check sequence in the DSP allows the DSP to use the layer two error detection results, and optionally, the mean squared error vector, to more accurately determine whether to update adaptive receiver parameters.
Claims
exact text as granted — not AI-modified1 . A communication apparatus comprising:
a line interface configured to receive a signal; and a digital signal processor (DSP) configured to perform OSI layer-one processing on the received signal, and to compute a frame check sequence (FCS) on a OSI layer-two frame of the received signal.
2 . The apparatus of claim 1 , wherein the FCS is used to adapt a receive margin level based on the received signal.
3 . The apparatus of claim 1 , further comprising:
an adaptive layer-one component configured to perform OSI layer-one processing on the received signal, and to adapt operation responsive to the FCS computed by the DSP.
4 . The apparatus of claim 3 , wherein the adaptive layer-one component comprises an equalizer, an echo canceller, an adaptive gain device, or a timing loop.
5 . The apparatus of claim 1 , wherein the adaptive layer-one component is further configured to modify the received signal in accordance with an operating parameter, the operating parameter determined at least in part by the FCS computed by the DSP.
6 . The apparatus of claim 1 , wherein the DSP is further configured to save at least one operating parameter of an adaptive receiver component within the apparatus, if the FCS indicates that the received signal is error-free.
7 . The apparatus of claim 6 , wherein the at least one operating parameter is used by the adaptive receiver component to modify the received signal.
8 . The apparatus of claim 6 , wherein the at least one operating parameter is a filter coefficient.
9 . The apparatus of claim 1 , wherein the DSP is further configured to save at least one operating parameter of an receiver component within the apparatus, if the FCS indicates that the received signal contains at least one error.
10 . A method for processing a signal, the method comprising the steps of:
performing, in a digital signal processor (DSP), OSI layer-one processing on a received signal to produce a received data stream; computing, in the DSP, a frame check sequence (FCS) on each OSI layer-two frame of the received signal; and adjusting the OSI layer-one processing of the received data stream responsive to the FCS computed in the DSP.
11 . The method of claim 10 , wherein the adjusting step further comprises the step of:
saving at least one operating parameter that is implemented by the layer-one processing and that is used to modify the received data stream, if the FCS indicates that the received signal is error-free.
12 . The method of claim 10 , wherein the adjusting step further comprises the step of:
using the existing value of at least one operating parameter that is implemented by the layer-one processing and that is used to modify the received data stream, if the FCS indicates that the received signal contains at least one error.
13 . The method of claim 10 , wherein the adjusting step further comprises the step of:
saving at least one operating parameter of an adaptive layer-one component configured to perform OSI layer-one processing on the received signal, if the FCS indicates that the received signal is error-free.
14 . The method of claim 13 , wherein the adaptive layer-one component comprises an equalizer, an echo canceller, an adaptive gain device, or a timing loop.
15 . The method of claim 10 , wherein the adjusting step further comprises the step of:
using the existing value of at least one operating parameter of an adaptive layer-one component configured to perform OSI layer-one processing on the received signal, if the FCS indicates that the received signal contains at least one error.
16 . A computer-readable medium having a program for processing a signal, the program comprising logic for performing the steps of:
performing, in a digital signal processor (DSP), OSI layer-one processing on a received signal to produce a received data stream; computing, in the DSP, a frame check sequence (FCS) on each OSI layer-two frame of the received signal; and adjusting the OSI layer-one processing of the received data stream responsive to the FCS computed in the DSP.
17 . The computer-readable medium of claim 16 , wherein the adjusting step further comprises the step of:
saving at least one operating parameter that is implemented by the layer-one processing and that is used to modify the received data stream, if the FCS indicates that the received signal is error-free.
18 . The computer-readable medium of claim 16 , wherein the adjusting step further comprises the step of:
using the existing value of at least one operating parameter that is implemented by the layer-one processing and that is used to modify the received data stream, if the FCS indicates that the received signal contains at least one error.
19 . The computer-readable medium of claim 16 , wherein the adjusting step further comprises the step of:
saving at least one operating parameter of an adaptive layer-one component configured to perform OSI layer-one processing on the received signal, if the FCS indicates that the received signal is error-free.
20 . The computer-readable medium of claim 16 , wherein the adjusting step further comprises the step of:
using the existing value of at least one operating parameter of an adaptive layer-one component configured to perform OSI layer-one processing on the received signal, if the FCS indicates that the received signal contains at least one error.Join the waitlist — get patent alerts
Track US2006291503A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.