US2006131745A1PendingUtilityA1

Semiconductor device and manufacturing method therefor

Assignee: MITSUBISHI ELECTRIC CORPPriority: Dec 14, 2004Filed: Nov 21, 2005Published: Jun 22, 2006
Est. expiryDec 14, 2024(expired)· nominal 20-yr term from priority
Inventors:Naoki Yutani
Y10S438/942Y10S438/931H10W 74/15H10W 72/07336H10W 72/07254H10W 72/07251H10W 72/07236H10W 72/07234H10W 72/01261H10W 72/01255H10W 72/01251H10W 72/01231H10W 72/01225H10W 72/952H10W 72/923H10W 72/877H10W 72/354H10W 72/352H10W 72/325H10W 72/252H10W 72/251H10W 72/247H10W 72/244H10W 72/074H10W 72/073H10W 72/072H10W 72/59H10W 72/29H10W 72/20H10W 72/926H10W 72/9445H10W 72/90H10W 70/092
35
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A semiconductor device is obtained, in which excellent characteristics are achieved, the reliability is improved, and an SiC wafer can also be used for the fabrication. A plurality of Schottky-barrier-diode units 10 is formed on an SiC chip 9 , and each of the units 10 has an external output electrode 4 independently of each other. Bumps 11 (the diameter is from several tens to several hundreds of μm) are formed only on the external output electrodes 4 of non-defective units among the units 10 formed on the SiC chip 9 , meanwhile bumps are not formed on the external output electrodes 4 of defective units in which the withstand voltage is too low, or the leakage current is too much. Because the bumps are not formed on the defective units, Schottky-barrier-side electrodes 3 are connected in parallel to the exterior of the device through the bumps 11 , and a wiring layer 13 and an external lead 13 a of a wiring substrate 12 ; thus, only the external output electrodes 4 of the non-defective units 10 are connected in parallel with each other.

Claims

exact text as granted — not AI-modified
1 . A semiconductor device comprising: 
 a plurality of semiconductor units formed on a semiconductor chip;    external output electrodes formed, independently of each other, on the semiconductor units, each on one of the units;    bumps selectively formed on the external output electrodes of, among the semiconductor units as including non-defective and defective units, the non-defective semiconductor units; and    a wiring substrate provided with a wiring layer electrically connected to the bumps.    
   
   
       2 . A semiconductor device as recited in  claim 1 , wherein the semiconductor units are Schottky diodes fabricated using an SiC wafer, or MOSFET semiconductor devices fabricated using the same.  
   
   
       3 . A semiconductor device as recited in  claim 1 , further comprising: 
 a region apart from the external output electrodes formed on the semiconductor chip; and    bumps for connecting the region with the wiring substrate.    
   
   
       4 . A method of manufacturing a semiconductor device, the method comprising: 
 a step of forming a plurality of semiconductor units on a semiconductor wafer;    a step of determining whether each of the semiconductor units is defective or non-defective;    a step of selectively forming bumps on external output electrodes of, among the non-defective and defective semiconductor units, the non-defective semiconductor units, to obtain a semiconductor wafer member;    a step of segmenting the semiconductor wafer member to obtain a semiconductor chip having a plurality of semiconductor units; and    a step of electrically connecting the bumps with a wiring layer provided on a wiring substrate.    
   
   
       5 . A method of manufacturing a semiconductor device as recited in  claim 4 , wherein the semiconductor units are Schottky diodes fabricated using an SiC wafer, or MOSFET semiconductor devices fabricated using the same.  
   
   
       6 . A method of manufacturing a semiconductor device as recited in  claim 4 , wherein in the bump forming step the bumps are formed selectively, based on test results determining whether each of the semiconductor units is defective or non-defective, by dripping molten metal onto the external output electrodes of the non-defective semiconductor units.  
   
   
       7 . A method of manufacturing a semiconductor device as recited in  claim 4 , wherein in the bump forming step the bumps are formed with a bump bonder selectively, based on test results determining whether each of the semiconductor units is defective or non-defective, onto the external output electrodes of the non-defective semiconductor units.  
   
   
       8 . A method of manufacturing a semiconductor device as recited in  claim 4 , wherein the bump forming step includes, based on test results of determining whether each of the semiconductor units is defective or non-defective: 
 a step, for a photo-reactive resin layer provided on the semiconductor wafer, of selectively and sequentially exposing the photo-reactive resin layer to light so as to form apertures on the external output electrodes of the non-defective semiconductor units; and    a step of forming bumps in the apertures, so as to selectively form the bumps onto the external output electrodes of the non-defective semiconductor units.

Join the waitlist — get patent alerts

Track US2006131745A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.