US2006099796A1PendingUtilityA1

Method of forming a multi-layer semiconductor structure having a seam-less bonding interface

Assignee: REIF RAFAELPriority: Dec 31, 2002Filed: Dec 20, 2005Published: May 11, 2006
Est. expiryDec 31, 2022(expired)· nominal 20-yr term from priority
H10W 90/297H10W 72/01H10W 72/07236H10W 72/07232H10W 72/072H10W 72/01271H10W 72/352H10W 72/20H10W 72/07251H10W 72/252H10W 90/00H10P 72/743H10W 20/42
42
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A method of forming a multi-layer semiconductor structure includes providing a first layer of a patterned copper bond film having a first predetermined thickness onto a first surface of a first semiconductor. The method further includes providing a second layer of a patterned copper bond film having a second predetermined thickness onto a first surface of a second semiconductor. The first and second semiconductor structures can be aligned, such that the first and second patterned copper bond films are disposed in proximity. A virtually seam-less bond can be formed between the first and second patterned copper bond films to provide the first and second semiconductors as the multi-layer semiconductor structure.

Claims

exact text as granted — not AI-modified
1 . A method of forming a multi-layer semiconductor structure, comprising: 
 (a) providing, to a first predetermined thickness, at least first and second patterned bond films onto a first surface of a first semiconductor structure;    (b) providing, to a second predetermined thickness, a third patterned bond film onto a first surface of a second semiconductor structure;    (c) providing, to a third predetermined thickness, a fourth patterned bond film onto a first surface of a third semiconductor structure;    (d) aligning the first patterned bond film of the first semiconductor structure and the third patterned bond film of the second semiconductor structure;    (e) aligning the second patterned bond film of the first semiconductor structure and the fourth patterned bond film of the second semiconductor structure; and    (f) forming a bond between the first, second and third semiconductor structures.    
   
   
       2 . The method of  claim 1 , wherein step (f) further includes forming the bond using the first, second, third and fourth patterned bond films to provide the multi-layer semiconductor structure.  
   
   
       3 . The method of  claim 1 , wherein forming the bond between the first, second and third semiconductor structures includes forming a bond between first, second and third semiconductor die elements to provide the multi-layer semiconductor structure.  
   
   
       4 . The method of  claim 3 , wherein forming the bond between the first, second and third semiconductor die elements includes forming a bond between the first semiconductor die element having a first geometry, the second semiconductor die element having a second geometry and the third semiconductor die element having a third geometry.

Join the waitlist — get patent alerts

Track US2006099796A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.