US2006016471A1PendingUtilityA1

Thermally resistant spacers for a submicron gap thermo-photo-voltaic device and method

Assignee: GREIFF PAULPriority: Jul 21, 2004Filed: Jul 21, 2004Published: Jan 26, 2006
Est. expiryJul 21, 2024(expired)· nominal 20-yr term from priority
Inventors:Paul Greiff
H10F 77/60H02S 10/30Y02E10/50
43
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A micron gap thermo-photo-voltaic device including a photovoltaic substrate, a heat source substrate, and a plurality of spacers separating the photovoltaic substrate from the heat source substrate by a submicron gap. Each spacer includes an elongated thin-walled structure disposed in a well formed in the heat source substrate and having a top surface less than a micron above the heat source substrate. Also disclosed are methods of making the spacers.

Claims

exact text as granted — not AI-modified
1 . A micron gap thermo-photo-voltaic device comprising: 
 a photovoltaic substrate;    a heat source substrate; and    a plurality of spacers separating the photovoltaic substrate from the heat source substrate by a submicron gap, each spacer comprising: 
 an elongated thin-walled structure disposed in a well formed in the heat source substrate and having a top surface less than a micron above the heat source substrate.  
   
     
     
         2 . The device of  claim 1  in which each spacer top surface includes a flange extending radially outward from the thin-walled structure.  
     
     
         3 . The device of  claim 1  in which the heat source substrate is made of silicon.  
     
     
         4 . The device of  claim 1  in which the spacer is made of silicon dioxide.  
     
     
         5 . The device of  claim 1  in which the spacer is made of a dielectric material.  
     
     
         6 . The device of  claim 5  in which the dielectric material is zirconia.  
     
     
         7 . The device of  claim 1  in which the thin-walled structure is in the shape of a cylinder.  
     
     
         8 . The device of  claim 1  in which the well is cup shaped.  
     
     
         9 . The device of  claim 1  in which the well is greater than 15 microns deep and 15 microns wide.  
     
     
         10 . A method of making a spacer separating a photovoltaic substrate from a heat source by a submicron gap, the method comprising: 
 forming a well in the heat source substrate;    growing or depositing a thermally resistant material on the surface of the well; and    enlarging the well to form an elongated thin-walled structure disposed in the well having a top surface less than a micron above the heat source substrate.    
     
     
         11 . The method of  claim 10  in which the well is formed by photolithography processes and plasma etching.  
     
     
         12 . The method of  claim 10  in which the well is greater than 15 microns deep and 15 microns wide.  
     
     
         13 . The method of  claim 10  in which the thermally resistant material is silicon dioxide grown on the surface of the well.  
     
     
         14 . The method of  claim 13  in which the silicon dioxide is grown to a thickness of greater than 0.5 microns.  
     
     
         15 . The method of  claim 10  in which enlarging the well includes etching.  
     
     
         16 . The method of  claim 15  in which etching includes an anisotropic etch.  
     
     
         17 . The method of  claim 10  in which a recess is formed in the heat source substrate and the deep well is formed in recess.  
     
     
         18 . The method of  claim 17  in which the recess is formed by etching.  
     
     
         19 . The method of  claim 17  in which the thermally resistant material is grown or deposited to a thickness greater than the depth of the recess.  
     
     
         20 . The method of  claim 17  in which the thermally resistant material is patterned in the vicinity of the well to form a flange in the recess.  
     
     
         21 . The method of  claim 10  in which the thermally resistant material is a dielectric deposited on the surfaces of the well.  
     
     
         22 . The method of  claim 21  in which the dielectric is zirconia.  
     
     
         23 . The method of  claim 21  further including the step of etching the surface of the heat source substrate so that the thermally resistant material extends above the surface of the heat source substrate.  
     
     
         24 . The method of  claim 10  in which the heat source substrate is made of silicon.  
     
     
         25 . The method of  claim 10  in which the spacer is made of silicon dioxide.  
     
     
         26 . The method of  claim 10  in which the well is greater than 15 microns deep and 15 microns wide.  
     
     
         27 . A device comprising: 
 a first substrate;    a second substrate;    a plurality of spacers separating the first substrate from the second substrate by a gap, each spacer comprising: 
 an elongated thin-walled structure disposed in a well formed in one of the first and second substrates and having a top surface above said substrate.  
   
     
     
         28 . The device of  claim 27  in which the first substrate is a photovoltaic substrate and the second substrate is a heat source substrate.  
     
     
         29 . The device of  claim 28  in which the well is formed in the heat source substrate.  
     
     
         30 . A method of making a spacer separating a first substrate from a second substrate, the method comprising: 
 forming a well in one said substrate;    growing or depositing a thermally resistant material on the surface of the well; and    enlarging the well to form an elongated thin-walled structure disposed in the well having a top surface above said substrate.    
     
     
         31 . The method of  claim 30  in which the first substrate is a photovoltaic substrate.  
     
     
         32 . The method of  claim 30  in which the second substrate is a heat source substrate.  
     
     
         33 . The method of  claim 32  in which the well is formed in the heat source substrate.

Join the waitlist — get patent alerts

Track US2006016471A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.