US2005244850A1PendingUtilityA1
Assembly of arrays on chips segmented from wafers
Est. expiryJun 21, 2020(expired)· nominal 20-yr term from priority
B01J 19/0046B01J 2219/00644B01J 2219/00585B01J 2219/00596B01J 2219/00653B01J 2219/00497G01N 33/587B01J 2219/00576G01N 27/745B01J 2219/00545B01J 2219/005G01N 33/54346B01J 2219/00725B01J 2219/00722G01N 2446/20C12Q 1/6813G01N 2035/00762B01J 2219/00315C12Q 1/6837B01J 2219/00648Y10T436/11C12Q 1/6876B01J 2219/00527G01N 2446/64G01N 33/5434G01N 2035/00564B01J 2219/00286
53
PatentIndex Score
0
Cited by
0
References
0
Claims
Abstract
The present invention provides a method for the generation of novel libraries of encoded magnetic particles from sub-libraries of by the generation of novel sub-libraries of magnetic nanoparticles and encoded particles. The sub-libraries are functionalized on demand are useful in the formation of arrays. The present invention is especially useful for performing multiplexed (parallel) assays for qualitative and/or quantitative analysis of binding interactions of a number of analyte molecules in a sample.
Claims
exact text as granted — not AI-modified1 . (canceled)
2 . (canceled)
3 . (canceled)
4 . (canceled)
5 . (canceled)
6 . (canceled)
7 . (canceled)
8 . (canceled)
9 . (canceled)
10 . (canceled)
11 . (canceled)
12 . (canceled)
13 . (canceled)
14 . (canceled)
15 . (canceled)
16 . (canceled)
17 . (canceled)
18 . (canceled)
19 . (canceled)
20 . (canceled)
21 . (canceled)
22 . (canceled)
23 . (canceled)
24 . (canceled)
25 . (canceled)
26 . (canceled)
27 . (canceled)
28 . (canceled)
29 . (canceled)
30 . (canceled)
31 . (canceled)
32 . (canceled)
33 . (canceled)
34 . (canceled)
35 . (canceled)
36 . (canceled)
37 . (canceled)
38 . (canceled)
39 . (canceled)
40 . (canceled)
41 . A process of producing a plurality of application-specific bead arrays on a substrate, comprising:
patterning a wafer substrate to delineate a plurality of discrete regions; cutting the wafer along the lines of delineation to form said plurality of individual chips; and assembling at least one bead array comprising at least one sub-library of functionalized, encoded beads on at least one chip.
42 . A process of producing a plurality of application-specific bead arrays on a substrate, comprising:
patterning a wafer substrate to delineate a plurality of discrete regions; cutting the wafer along the lines of delineation to form said plurality of individual chips; and assembling at least a bead array comprising at least a first sub-library of functionalized, encoded beads on a first chip, and assembling a bead array comprising at least a second sub-library of functionalized encoded beads on either the first chip or on a second chip.
43 . The process of claim 41 or 42 further including the step of fabricating on a surface of the substrate an array of microwells designed to entrap beads.
44 . A method of delineating fluid confinement regions on a chip which is designed to accommodate bead arrays by placing a gasket, which has a plurality of holes defined therein, on the substrate surface.
45 . The process of claim 41 or 42 wherein the chips are mounted in cartridges.
46 . A process for making an assay device, the process comprising:
cutting a wafer substrate into a plurality of chips; mounting one or more chips into cartridges; pooling two or more selected functionalized encoded bead populations; depositing aliquots of a suspension of the pooled beads onto one or more chips mounted in a cartridge to form random encoded bead arrays; and immobilizing said arrays.
47 . The process of claim 46 wherein the immobilization is performed by mechanically confining the beads in microwells.
48 . The process of claim 46 wherein the arrays are optically inspected.
49 . The process of claim 48 wherein the optical inspection includes a step of decoding the arrays.
50 . The process of claim 46 wherein the cutting includes the step of patterning multiple designated regions on the substrate, and die cutting patterned substrates into chips, said chips comprising one or more patterned regions.
51 . The process of claim 50 wherein the substrate regions comprise arrays of microwells.
52 . The process of claim 46 wherein the substrates are silicon substrates comprising a low impedance region comprising arrays of microwells.
53 . The process of claim 46 wherein the substrates include multiple compartments which each define one or more designated regions.
54 . The process of claim 53 wherein the compartments are formed by depositing a thin film of UV-patternable, optically transparent polymer to affix to the substrate a desired layout of fluidic conduits and compartments to confine fluid in said one or several discrete compartments.Join the waitlist — get patent alerts
Track US2005244850A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.