US2005235488A1PendingUtilityA1

Selective area solder placement

Assignee: INTEL CORPPriority: Jul 10, 2002Filed: Jun 28, 2005Published: Oct 27, 2005
Est. expiryJul 10, 2022(expired)· nominal 20-yr term from priority
Inventors:Dudi Amir
H05K 3/34H05K 2203/0415Y10T29/49126H05K 3/3485H05K 3/3478H05K 3/3447H05K 2201/10371Y10T29/49144H05K 3/341
47
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A printed circuit board having at least one layer of conductive traces on an external surface has at least one preformed solder element placed on a conductive trace area of the printed circuit board requiring a greater than standard amount of solder. The at least one preformed solder element is reflowed to form a connection with the layer of printed solder.

Claims

exact text as granted — not AI-modified
1 . A method of producing a printed circuit board, comprising 
 applying a layer of printed solder to conductive trace areas of the printed circuit board requiring a standard amount of solder;    placing at least one preformed solder element on at least one conductive trace area of the printed circuit board requiring a greater than standard amount of solder; and    reflowing the at least one preformed solder element to form a connection between the layer of printed solder and the at least one preformed solder element.    
   
   
       2 . The method of  claim 1 , wherein the at least one preformed solder element has a hole passing through the solder element.  
   
   
       3 . The method of  claim 1 , wherein the at least one preformed solder element is a rectangular solder element.  
   
   
       4 . The method of  claim 1 , wherein the placing at least one preformed solder element on a conductive trace area of the printed circuit board is performed using electronic component placement equipment.  
   
   
       5 . The method of  claim 1 , wherein the reflowing the at least one preformed solder element occurs after placement of components on the printed circuit board.  
   
   
       6 . The method of  claim 5 , wherein the reflowing the at least one preformed solder element forms a connection between the printed layer of solder, the at least one solder element, and a component placed on the printed circuit board.  
   
   
       7 . A method of applying solder to a printed circuit board, comprising: 
 placing at least one preformed solder element on at least one conductive trace area of the printed circuit board; and    reflowing the at least one preformed solder element to form a connection between the layer of printed solder and the at least one preformed solder element.    
   
   
       8 . The method of  claim 7 , wherein the at least one preformed solder element has a hole passing through the solder element.  
   
   
       9 . The method of  claim 7 , wherein the at least one preformed solder element is a rectangular solder element.  
   
   
       10 . The method of  claim 7 , wherein the placing at least one preformed solder element on a conductive trace area of the printed circuit board is performed using electronic component placement equipment.  
   
   
       11 . The method of  claim 7 , wherein the reflowing the at least one preformed solder element occurs after placement of components on the printed circuit board.  
   
   
       12 . The method of  claim 11 , wherein the reflowing the at least one preformed solder element forms a connection between the printed layer of solder, the at least one solder element, and a component placed on the printed circuit board.

Join the waitlist — get patent alerts

Track US2005235488A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.