Semiconductor package
Abstract
A semiconductor package comprises a first chip, a substrate, a middle layer, a second chip, and an encapsulant. The first chip has an active surface and a high-frequency element defining a high-frequency area on the active surface. The substrate supports the first chip and is electrically connected to the first chip. The middle layer is disposed on the first chip and has a recess corresponding to the high-frequency area. The second chip is disposed on the middle layer and electrically connected to either the first chip or the substrate. The encapsulant encapsulates the first chip, the middle layer, the second chip, and a part of the substrate.
Claims
exact text as granted — not AI-modified1 - 11 . (canceled)
12 . A semiconductor package comprising:
a chip defining an active surface and having a high-frequency element defining a high-frequency area on the active surface; a substrate supporting the chip and electrically connected to the chip; an encapsulant encapsulating the active surface of the chip, and a part of the substrate; and a cavity positioned within the encapsulant above the high-frequency area.
13 . The semiconductor package as claimed in claim 12 , wherein the substrate further has a plurality of solder balls for electrically connecting an external circuit.
14 . The semiconductor package as claimed in claim 12 , further comprising:
a plurality of bonding wires for electrically connecting the chip to the substrate.Join the waitlist — get patent alerts
Track US2005189641A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.