US2005179060A1PendingUtilityA1

Semiconductor device for integrated injection logic cell and process for fabricating the same

Priority: Feb 7, 2000Filed: Apr 11, 2005Published: Aug 18, 2005
Est. expiryFeb 7, 2020(expired)· nominal 20-yr term from priority
Inventors:Hirokazu Ejiri
H10D 84/038H10D 84/65H10D 84/0112
46
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A semiconductor device for an integrated injection logic cell having a pnp bipolar transistor structure formed on a semiconductor substrate, wherein at least one layer of insulating films formed on a base region of the pnp bipolar transistor structure is comprised of a silicon nitride film. The semiconductor device of the present invention is advantageous in that the silicon nitride film constituting at least one layer of the insulating films formed on the base region of the pnp bipolar transistor prevents an occurrence of contamination on the surface of the base region, so that both the properties of the pnp bipolar transistor and the operation of the IIL cell can be stabilized. Further, by the process of the present invention, the above-mentioned excellent semiconductor device can be produced.

Claims

exact text as granted — not AI-modified
1 - 9 . (canceled)  
   
   
       10 . A process for fabricating a semiconductor device for an integrated injection logic cell having a pnp bipolar transistor structure formed on a semiconductor substrate, said process comprising: 
 in the formation of insulating films on said semiconductor substrate, forming from a silicon nitride film at least one of said insulating films on a base region of said pnp bipolar transistor, and    in the formation of a capacitive element in said semiconductor device, forming a dielectric film of said capacitive element from the same silicon nitride film layer as said silicon nitride film,    wherein said silicon nitride film is formed by the chemical vapor deposition process and has a thickness of 20-100 nm.    
   
   
       11 . (canceled)  
   
   
       12 . The fabricating process according to  claim 10  further comprising forming from a silicon oxide film an insulating film on a plug region of said integrated injection logic cell.

Join the waitlist — get patent alerts

Track US2005179060A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.