US2005168570A1PendingUtilityA1

Flat panel display and driving method thereof

Priority: Apr 19, 2002Filed: Sep 18, 2002Published: Aug 4, 2005
Est. expiryApr 19, 2022(expired)· nominal 20-yr term from priority
G09G 3/3659G09G 2300/0809G02F 1/133G09G 2300/0842
34
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

According to the present invention, a flat panel display is provided, which includes a display panel where a plurality of pixels are formed. One pixel includes a first and a second signal lines extending in any one direction and a pixel circuit connected to the first and the second signal lines, and the first and the second signal lines intersect with each other. The pixel circuit includes a plurality of storages, a plurality of first and second switching elements connected to the storages, respectively, and a display cell. The storages store data transmitted through the first signal during predetermined time. The first switching elements send data transmitted through the first signal line to the respective storages in response to a signal transmitted through the second signal line. The second switching elements are sequentially driven during one frame to transmit the data stored in the storages to the display cell. The display cell displays image of the pixel according to the data stored in the storages.

Claims

exact text as granted — not AI-modified
1 . A flat panel display comprising: 
 a display panel provided with a plurality of pixels arranged in a matrix, one of the pixels including at least one first signal line extending in a direction, at least one second signal line crossing the first signal line, and a pixel circuit connected to the first signal line and the second signal line,    wherein the pixel circuit comprises:    a plurality storages storing data transmitted through the first signal line during an addressing time;    a plurality of first switching elements connected to the storages and transmitting the data from the first signal line to the storages in response to signals from the second signal line;    a display cell displaying images for the pixel according to the data stored in the storages; and    a plurality of second switching elements connected to the storages and driven in sequence during a frame to send the data stored in the storages to the display cell.    
   
   
       2 . The flat panel display of  claim 1 , wherein the data stored in the storages has a first value making the display cell represent white gray and a second value making the display cell represent black gray.  
   
   
       3 . The flat panel display of  claim 1 , wherein the pixel circuit further comprises a third switching element connected between one of the first signal lines and the display cell and transmitting data representing a variety of grays from the one of the first signal line to the display cell in response to a signal from the second signal line, 
 wherein the data stored in the storages has a first value making the display cell represent white gray and a second value making the display cell represent black gray.    
   
   
       4 . The flat panel display of  claim 1 , wherein the first signal line includes a plurality of signal lines connected to the first switching elements.  
   
   
       5 . The flat panel display of  claim 1 , wherein the first signal line includes a single signal line connected to the first switching elements, and the number of the at least one second signal line is equal to the number of the first switching elements.  
   
   
       6 . The flat panel display of  claim 1 , wherein the first signal line and the second signal line include a plurality of signal lines, respectively, and the first switching elements correspond to one of the first signal lines and one of the second signal lines.  
   
   
       7 . The flat panel display of  claim 1 , wherein the pixel circuit further comprises a plurality of inverting switching elements inverting the data stored in the storages to be applied to the display cell.  
   
   
       8 . The flat panel display of  claim 1 , wherein the address time is a predetermined time shorter than one frame or equal to or longer than one frame.  
   
   
       9 . A driving method of a flat panel display including a plurality of pixels having display cells, the method comprising: 
 a first step of storing data into a plurality of storages formed in the pixels during a predetermined time; and    a second step of implementing grays by dividing one frame or a portion of one frame into a plurality of sub-frames having different durations and sequentially driving the display cells with the data stored in the storages during the sub-frames.    
   
   
       10 . The driving method of  claim 9 , wherein the address time is a portion of one frame or at least one frame.  
   
   
       11 . The driving method of  claim 9 , wherein the second step drives the display cells by alternately applying the data stored in the storages and inverted data to the display cells.  
   
   
       12 . The driving method of  claim 9 , wherein the data stored in the storages has a first value making the display cell represent white gray and a second value making the display cell represent black gray.  
   
   
       13 . The driving method of  claim 9 , wherein the first step is performed such that when data representing still images are inputted, the data are stored in the storages, and when data representing moving images are inputted, the display cells are directly driven.  
   
   
       14 . The driving method of  claim 13 , wherein the data representing the still images has a first value making the display cell represent white gray and a second value making the display cell represent black gray, and the data representing moving images has a value making the display cells represent a variety of grays.

Join the waitlist — get patent alerts

Track US2005168570A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.