US2005140377A1PendingUtilityA1

Method to verify the outcome of calibration with a network analyzer

Assignee: AGILENT TECHNOLOGIES INCPriority: Dec 15, 2003Filed: Nov 8, 2004Published: Jun 30, 2005
Est. expiryDec 15, 2023(expired)· nominal 20-yr term from priority
Inventors:Yasuaki Komatsu
G01R 35/005G01R 27/28
38
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

Making use of the values of error items quantified during full n-port calibration, an indicator of whether or not all calibration steps have been uniformly conducted (calibration consistency) is calculated and the result of the calibration is confirmed based on this indicator.

Claims

exact text as granted — not AI-modified
1 . A method to verify a SOLT calibration of a network analyzer whereby full n-port calibration of a network analyzer is verified, said method comprising: 
 making use of the fact that error terms obtained by said calibration are redundant;    calculating the uniformity of the calibration steps during said calibration using said error terms; and    verifying the result of said calibration by assessing said calculated uniformity.    
     
     
         2 . A method to verify a SOLT calibration of a network analyzer whereby full n-port calibration of a network analyzer is verified, said method comprising: 
 making use of the fact that error terms obtained by said calibration are redundant;    calculating the consistency of said error terms; and    verifying the result of said calibration by assessing said calculated consistency.    
     
     
         3 . A method to verify a SOLT calibration of a network analyzer whereby full n-port calibration of a network analyzer is verified, said method comprising: 
 calculating each error term obtained by this calibration by the following equation:                  Et   ji     -     Ex   ji           Er   j     +       Ed   j     *     [       El   ji     -     Es   j       ]           *         Et   ij     -     Ex   ij           Er   i     +       Ed   i     *     [       El   ij     -     Es   i       ]                   wherein Ed i  is substituted for forward directivity, Ed j  for reverse directivity; Es i  for forward source match, Es j  for reverse source match, Er i  for forward reflection tracking, Er j  for reverse reflection tracking, Et ji  for forward transmission tracking, Et ij  for reverse transmission tracking, Ex ji  for forward isolation, Ex ij  for reverse isolation, El ji  for forward load match, and El ij  for reverse load match; and    verifying the result of said calibration by assessing the calculated values.    
     
     
         4 . A network analyzer comprising: 
 a controller for performing a verification method by making use of the fact that error terms obtained by calibration are redundant; and    a calculator for calculating the uniformity of the calibration steps during said calibration using these error terms once full n-port calibration has been performed, and for verifying the result of said calibration.    
     
     
         5 . The network analyzer according to  claim 4 , further comprising a microprocessor for assessing the values obtained by said calculation.  
     
     
         6 . A network analyzer comprising: 
 a controller for performing a verification method by making use of the fact that error terms obtained by this calibration are redundant; and    a calculator for calculating the consistency of said error terms once full n-port calibration has been performed, and for verifying the result of said calibration.    
     
     
         7 . The network analyzer according to  claim 6 , further comprising a microprocessor for assessing the values obtained by said calculation.  
     
     
         8 . A network analyzer comprising: 
 a controller for performing a verification method by calculating each error term obtained by this calibration once full n-port calibration is performed by the following equation:                  Et   ji     -     Ex   ji           Er   j     +       Ed   j     *     [       El   ji     -     Es   j       ]           *         Et   ij     -     Ex   ij           Er   i     +       Ed   i     *     [       El   ij     -     Es   i       ]                   wherein Ed i  is substituted for forward directivity, Ed j  for reverse directivity; Es i  for forward source match, Es j  for reverse source match, Er i  for forward reflection tracking, Er j  for reverse reflection tracking, Et ji  for forward transmission tracking, Et ij  for reverse transmission tracking, Ex ji  for forward isolation, Ex ij  for reverse isolation, El ij  for forward load match, and El ij  for reverse load match; and    a calculator for verifying the result of said calibration by assessing the calculated values.    
     
     
         9 . The network analyzer according to  claim 8 , further comprising a microprocessor for assessing the values obtained by said calculation.  
     
     
         10 . A program, which enables a computer to perform the following steps: 
 reading error terms obtained by calibration from a network analyzer;    calculating the uniformity during said calibration using these error terms that have been read and making use of the fact that said error terms are redundant; and    verifying a full n-port calibration of said network analyzer.    
     
     
         11 . The program according to  claim 10 , further comprising assessing the value obtained by said calculation.  
     
     
         12 . A program, which enables a computer to perform the following steps: 
 reading error terms obtained by calibration from a network analyzer;    calculating the consistency during said calibration using said error terms that have been read and making use of the fact that said error terms are redundant; and    verifying full n-port calibration of said network analyzer.    
     
     
         13 . The program according to  claim 12 , further comprising assessing the value obtained by said calculation.  
     
     
         14 . A program, which enables a computer to perform the following steps: 
 reading the error terms obtained by calibration from a network analyzer;    calculating each of said error terms that have been read according to the following equation:                  Et   ji     -     Ex   ji           Er   j     +       Ed   j     *     [       El   ji     -     Es   j       ]           *         Et   ij     -     Ex   ij           Er   i     +       Ed   i     *     [       El   ij     -     Es   i       ]                   wherein Ed i  is substituted for forward directivity, Ed j  for reverse directivity Es i  for forward source match, Es j  for reverse source match, Er i  for forward reflection tracking, Er j  for reverse reflection tracking, Et ji  for forward transmission tracking, Et ij  for reverse transmission tracking, Ex ji  for forward isolation, Ex ij  for reverse isolation, El ji  for forward load match, and El ij  for reverse load match; and    verifying full n-port calibration of said network analyzer.    
     
     
         15 . The program according to  claim 14 , further comprising assessing the value obtained by said calculation.

Join the waitlist — get patent alerts

Track US2005140377A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.