US2005094166A1PendingUtilityA1

Image printing apparatus including a microcontroller

Priority: Aug 6, 2001Filed: Jul 9, 2002Published: May 5, 2005
Est. expiryAug 6, 2021(expired)· nominal 20-yr term from priority
Inventors:Kia Silverbrook
H04N 25/00H04N 23/40B41J 2/14B41J 2/07B41J 2/1648H04N 1/32561G07F 7/12B41J 2/17546H04N 5/2628B41J 2/1642H04N 1/32133B41J 2/1623B41J 2/1637B41J 2/1631B41J 2/17513H04N 1/2112H04N 2201/328B41J 2/1632B41J 2/17503H04N 2201/3222B41J 11/0005G06F 21/79G06K 7/1417H04N 2201/3269B82Y 30/00G06K 15/00G06F 2221/2129B41J 15/044B41J 13/103G07F 7/086H04N 1/00477G06K 7/14H04N 1/2154G06K 1/121B41J 2/1629G06K 19/06037H04N 1/00127B41J 2/17596H04N 2201/3261H04N 1/00965H04N 1/00326H04N 2201/3276B41J 2002/041B41J 2/1646B41J 2/1628G11C 11/56G06K 2215/0002H04N 2201/3264B41J 2/14427B41J 2/17553B41J 3/44H04N 2101/00B41J 2/1626B41J 2/1643B41J 2/16585G06F 21/86B41J 2/1645G07F 7/08H04N 1/0044H04N 2201/0008B41J 2202/21B41J 2/1635B41J 2002/17516B41J 2/175G03B 27/00G03B 17/00B41J 3/445H04N 23/00
50
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

An image printing apparatus includes a print head for printing images. A microcontroller that includes a wafer substrate is provided. Processor circuitry is positioned on the wafer substrate. Print head interface circuitry is also positioned on the wafer substrate and is connected between the processor circuitry and the print hcad. The print hcad interface circuitry is configured to facilitate communication between the processor circuitry and the print head. Bus interface circuitry that is discrete from the print head interface circuitry is connected to the processor circuitry so that the processor circuitry can communicate with devices other than the print head via a bus.

Claims

exact text as granted — not AI-modified
1 . An image printing apparatus that comprises 
 a print head for printing images; and    a microcontroller that comprises 
 a wafer substrate;  
 processor circuitry that is positioned on the wafer substrate;  
 print head interface circuitry that is positioned on the wafer substrate and is connected between the processor circuitry and the print head, the print head interface circuitry being configured to facilitate communication between the processor circuitry and the print head; and  
 bus interface circuitry that is discrete from the print head interface circuitry and is connected to the processor circuitry so that the processor circuitry can communicate with devices other than the print head via a bus.  
   
   
   
       2 . An image printing apparatus that comprises 
 a page width print head that is the product of an integrated circuit fabrication technique and which includes a plurality of nozzle arrangements, each nozzle arrangement defining a micro electromechanical device that is capable of being actuated to eject ink from a nozzle chamber of the nozzle arrangement; and    a microcontroller that comprises 
 a wafer substrate;  
 processor circuitry that is positioned on the wafer substrate;  
 print head interface circuitry that is positioned on the wafer substrate and is connected between the processor circuitry and the print head, the print head interface circuitry being configured to facilitate communication between the processor circuitry and the print head; and  
 bus interface circuitry that is discrete from the print head interface circuitry and is connected to the processor circuitry so that the processor circuitry can communicate with devices other than the print head via a bus.  
   
   
   
       3 . An image printing apparatus as claimed in  claim 2 , in which the processor circuitry of the microcontroller is in the form of VLIW processor circuitry.  
   
   
       4 . An image printing apparatus as claimed in  claim 2 , in which the print head interface circuitry is configured to define a number of registers for storing clocking and control information to be received by the print head in accordance with a predetermined algorithm.  
   
   
       5 . An image printing apparatus as claimed in  claim 4 , in which the print head interface circuitry is connected to an address and data bus that, in turn, is connected to a central processing unit (CPU) of the microcontroller so that the CPU can address the registers defined by the print head interface circuitry with said clocking and control information.  
   
   
       6 . An image printing apparatus as claimed in  claim 4 , in which the print head interface circuitry is connected to a buffer memory that, in turn, is connected to the processor circuitry, the print head interface circuitry being configured to receive a print image from the processor circuitry via the buffer memory and to pass the print image to the print head in accordance with said clocking and control information.  
   
   
       7 . A microcontroller for an image printing apparatus, the microcontroller comprising a wafer substrate; 
 processor circuitry that is positioned on the wafer substrate;    print head interface circuitry that is positioned on the wafer substrate and is connected between the processor circuitry and the print head, the print head interface circuitry being configured to facilitate communication between the processor circuitry and the print head; and    bus interface circuitry that is discrete from the print head interface circuitry and is connected to the processor circuitry so that the processor circuitry can communicate with devices other than the print head via a bus.

Join the waitlist — get patent alerts

Track US2005094166A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.