US2005086415A1PendingUtilityA1
PCI-PCMCIA smart card reader
Priority: Oct 26, 2001Filed: Nov 30, 2004Published: Apr 21, 2005
Est. expiryOct 26, 2021(expired)· nominal 20-yr term from priority
Inventors:Yishao Max Huang
G06F 13/385
47
PatentIndex Score
0
Cited by
0
References
0
Claims
Abstract
A method and apparatus is disclosed for implementing an integrated video card and smart card reader. A single processor is used to perform both video and smart card reader functions. The processor simulates a PCI-to-PCMCIA detection logic scheme. An operating system, such as Windows, detects both a video card and a PCI-to-PCMCIA bridge. A smart card reader is attached to the integrated video card and smart card reader.
Claims
exact text as granted — not AI-modified1 . A method, comprising:
providing an integrated expansion card occupying a single bus slot of a computer system, said expansion card comprising: a first embedded device and a second embedded device wherein said first and second embedded devices are operable to share said single bus slot; and responding, by said first or second embedded device, to registers that are queried by an operating system for a PCI-to-PCMCIA bridge so that said operating system detects the presence of a PCI-to-PCMCIA bridge.
2 . The method of claim 1 , wherein:
said second embedded device comprising a bus host controller operable to input and output commands and data to said bus and to an expansion card device connected to said bus host controller
3 . The method of claim 1 , wherein:
said first embedded device comprises a video controller.
4 . The method of claim 1 , wherein:
said first embedded device comprises a network controller.
5 . The method of claim 1 , wherein:
said first embedded device comprises a modem.
6 . The method of claim 1 , wherein:
said first embedded device comprises a memory device.
7 . The method of claim 1 , wherein:
said first embedded device comprises a core logic chipset associated with said computer system.
8 . The method of claim 1 , wherein:
said bus comprises a PCI bus, and said bus slot comprises a PCI bus slot for physically connecting said expansion card with said computer system.
9 . The method of claim 1 , wherein:
said second embedded device comprises a PCI-to-PCMCIA host controller.
10 . The method of claim 1 , wherein:
said expansion card device comprises a smart card reader.
11 . The method of claim 1 , wherein:
said expansion card comprising a first input/output path and a second input/output path for communication between said first and second embedded devices, respectively, with said computer system.
12 . The method of claim 11 , wherein:
said expansion card further comprising a function router comprising a multiplexer to route data and control signals between a processor and said first or second input/output path.Join the waitlist — get patent alerts
Track US2005086415A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.