US2005062157A1PendingUtilityA1

Substrate with terminal pads having respective single solder bumps formed thereon

Assignee: FUJITSU LTDPriority: Sep 20, 1995Filed: Nov 4, 2004Published: Mar 24, 2005
Est. expirySep 20, 2015(expired)· nominal 20-yr term from priority
H05K 3/048H05K 2203/0338H05K 2201/0317H10W 72/952H10W 72/923H10W 72/228H10W 72/07252H10W 72/251H10W 72/244H10W 72/01257H10W 72/01225H10W 72/01236H10W 72/01204H10W 72/20H05K 3/3465
44
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

Methods and apparatus for forming solder bumps on terminal pads of a semiconductor substrate for an integrated circuit device employ a solder bump transfer plate and a mask to form solder deposits on the plate. One embodiment of the invention employs a metal mask having a plurality of through holes for forming solder deposits on the solder bump transfer plate by vapor phase deposition through the through holes each area of which increases in step wise from the first surface of the mask to the second surface opposite to the first surface, thereby preventing solder deposits in the through holes from being removed when the mask is separated from the plate. Another embodiment of the invention is a solder bump transfer plate having a plurality of solder deposits on the surface non-wettable to molten solder both diameter and spacing of which are both smaller than diameter and spacing of the terminal pads on the semiconductor substrate, whereby a single solder bump is accurately formed on each of the terminal pads without a fine alignment technique.

Claims

exact text as granted — not AI-modified
1 . (Cancelled)  
   
   
       2 . (Cancelled)  
   
   
       3 . (Cancelled)  
   
   
       4 . (Cancelled)  
   
   
       5 . (Cancelled)  
   
   
       6 . (Cancelled)  
   
   
       7 . (Cancelled)  
   
   
       8 . (Cancelled)  
   
   
       9 . (Cancelled)  
   
   
       10 . (Cancelled)  
   
   
       11 . (Cancelled)  
   
   
       12 . (Cancelled)  
   
   
       13 . (Cancelled)  
   
   
       14 . (Cancelled)  
   
   
       15 . (Cancelled)  
   
   
       16 . A mask having a first surface and a second surface, opposite to the first surface, for forming solder deposits onto a surface of a substrate against which the second surface of the mask is pressed, comprising: 
 a mask sheet; and    a plurality of through holes extending through the mask sheet, a cross-sectional area of each throughole increasing in steps from the first surface of the mask to the second surface while maintaining a similar cross-sectional shape and centered about a common axis.    
   
   
       17 . The mask according to  claim 16 , wherein the mask sheet comprises: 
 plural laminated layers having circular through-holes extending therethrough, each of which through-holes consists of concentric holes having successively increasing diameters, layer by layer, for respective, successive layers from the first surface of the mask to the second surface of the mask.    
   
   
       18 . The mask according to  claim 16 , wherein the substrate is a semiconductor substrate having a plurality of metalized terminal pads.  
   
   
       19 . The mask according to  claim 16 , wherein the substrate is a substrate for a solder bump transfer plate for transferring bumps onto terminal pads on an integrated circuit device.  
   
   
       20 . (Cancelled)  
   
   
       21 . (Cancelled)  
   
   
       22 . (Cancelled)  
   
   
       23 . (Cancelled)  
   
   
       24 . (Cancelled)  
   
   
       25 . (Cancelled)  
   
   
       26 . (Cancelled)  
   
   
       27 . (Cancelled)  
   
   
       28 . The mask according to  claim 16 , further comprising a mask-holder for pressing the second surface of the mask against the substrate.  
   
   
       29 . The mask according to  claim 16 , wherein the mask sheet is a laminated mask of nickel alloy sheets.  
   
   
       30 . (Cancelled)  
   
   
       31 . (Cancelled)  
   
   
       32 . (Cancelled)  
   
   
       33 . (Cancelled)  
   
   
       34 . (Cancelled)  
   
   
       35 . (Cancelled)  
   
   
       36 . (Cancelled)  
   
   
       37 . (Cancelled)  
   
   
       38 . (Cancelled)  
   
   
       39 . (Cancelled)  
   
   
       40 . (Cancelled)  
   
   
       41 . (Cancelled)  
   
   
       42 . (Cancelled)

Join the waitlist — get patent alerts

Track US2005062157A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.