US2005026433A1PendingUtilityA1

Integrated circuit device and fabrication using metal-doped chalcogenide materials

Priority: Aug 30, 2001Filed: Jun 22, 2004Published: Feb 3, 2005
Est. expiryAug 30, 2021(expired)· nominal 20-yr term from priority
C23C 14/18C23C 14/5846C23C 14/0623C23C 14/544H10N 70/8825H10N 70/046H10B 63/20H10N 70/826H10N 70/245H10N 70/882
52
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

Methods of forming metal-doped chalcogenide layers and devices containing such doped chalcogenide layers include using a plasma to induce diffusion of metal into a chalcogenide layer concurrently with metal deposition. The plasma contains at least one noble gas of low atomic weight, such as neon or helium. The plasma has a sputter yield sufficient to sputter a metal target and a UV component of its emitted spectrum sufficient to induce diffusion of the sputtered metal into the chalcogenide layer. Using such methods, a conductive layer can be formed on the doped chalcogenide layer in situ. In integrated circuit devices, such as non-volatile chalcogenide memory devices, doping of the chalcogenide layer concurrently with metal deposition and formation of a conductive layer in situ with the doping of the chalcogenide layer reduces contamination concerns and physical damage resulting from moving the device substrate from tool to tool, thus facilitating improved device reliability.

Claims

exact text as granted — not AI-modified
1 . A method of forming a doped chalcogenide layer, comprising: 
 sputtering metal onto a chalcogenide layer in the presence of a plasma containing at least one component gas selected from the group consisting of neon and helium.    
   
   
       2 .- 55 . (Cancelled)

Join the waitlist — get patent alerts

Track US2005026433A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.