US2004207455A1PendingUtilityA1
Semiconductor integrated circuit
Priority: Jul 5, 2001Filed: May 5, 2004Published: Oct 21, 2004
Est. expiryJul 5, 2021(expired)· nominal 20-yr term from priority
Inventors:Ryohei Kimura
H10W 20/494G11C 17/18G11C 17/165G11C 29/50008G11C 29/027G11C 17/16G11C 29/02G11C 29/028
40
PatentIndex Score
0
Cited by
0
References
0
Claims
Abstract
A discriminating method for a trimming error is provided. A fuse is connected between an output terminal and a terminal having a potential at a VDD or VSS level, and an output voltage at the time of the trimming error is fixed. Alternatively, when the trimming error occurs, short circuit is established between VDD and VSS, and a large current is made to flow, thereby making error detection easy.
Claims
exact text as granted — not AI-modified1 .- 9 . (canceled).
10 . A CMOS circuit, comprising:
a CMOS circuit; a MOS transistor connected to the CMOS circuit and having a source terminal, a gate terminal, and a drain terminal, the source terminal being connected to a power supply voltage and the gate terminal being connected to a test signal terminal; and a fuse element having one end connected to the drain terminal and another end connected to an output terminal of the CMOS circuit.
11 . A CMOS circuit according to claim 10; wherein the power supply voltage to which the source terminal is connected is a negative power supply voltage.
12 . A CMOS circuit according to claim 10; wherein the power supply voltage to which the source terminal is connected is a positive power supply voltage.
13 . A CMOS circuit, comprising:
a CMOS circuit; a MOS transistor connected to the CMOS circuit and having a source terminal, a gate terminal, and a drain terminal, the drain terminal being connected to an output terminal of the CMOS circuit and the gate terminal being connected to a test signal terminal; and a fuse element having one end connected to the source terminal and another end connected to a power supply voltage.
14 . A CMOS circuit according to claim 13; wherein the power supply voltage to which the fuse element is connected is a negative power supply voltage.
15 . A CMOS circuit according to claim 13; wherein the power supply voltage to which the fuse element is connected is a positive power supply voltage.Join the waitlist — get patent alerts
Track US2004207455A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.