US2004099909A1PendingUtilityA1
Micro-electro mechanical systems (MEMS) device using silicon on insulator (SOI) wafer, and method of fabricating and grounding the same
Priority: Nov 27, 2002Filed: Jun 24, 2003Published: May 27, 2004
Est. expiryNov 27, 2022(expired)· nominal 20-yr term from priority
H10W 72/884H10W 90/724B81B 7/0006H10D 86/00
37
PatentIndex Score
0
Cited by
0
References
0
Claims
Abstract
Disclosed is an MEMS device using an SOI wafer, the MEMS device comprising a first silicon layer, an insulation layer formed on the first insulation layer, a second silicon layer formed on the insulation layer, a protective layer formed on the second silicon layer, and a ground hole extending from an upper portion of the protective layer to the first silicon layer and having a conductive material therein, whereby a handle wafer in the MEMS device is connected to the ground hole without performing any additional wiring or bonding process.
Claims
exact text as granted — not AI-modifiedWhat is claimed is:
1 . An MEMS device using an SOI wafer, comprising:
a first silicon layer; an insulation layer formed on the first silicon layer; a second silicon layer formed on the insulation layer; a protective layer formed on the second silicon layer; and a ground hole extending from an upper portion of the protective layer to the first silicon layer and having a conductive material layer therein.
2 . The MEMS device as set forth in claim 1 , wherein the second silicon layer has a predetermined structure thereon.
3 . The MEMS device as set forth in claim 2 , wherein the protective layer includes a vacant space under the structure.
4 . The MEMS device as set forth in claim 2 , wherein the ground hole is completely filled with the conductive material layer, whereby the ground hole is electrically connected from a lower portion thereof to an upper portion of the protective layer.
5 . The MEMS device as set forth in claim 1 , wherein the conductive material is formed along an inner surface of the ground hole by using a deposition process or a plating process, whereby the ground hole is electrically connected from a lower portion thereof to an upper portion of the protective layer.
6 . A method for fabricating and grounding an MEMS device using an SOI wafer, comprising:
a first step of preparing a first silicon layer; a second step of forming an insulation layer on the first silicon layer; a second step of forming a second silicon layer on the insulation layer; a fourth step of forming a protective layer on the second silicon layer; a fifth step of forming a signal hole and a ground hole in the protective layer and extending the ground hole to the first silicon layer through the second silicon layer and the insulation layer; and a sixth step of forming a conductive material in the ground hole.
7 . The method as set forth in claim 6 , wherein the fifth step includes:
applying a dry film resist on the protective layer while uncovering the ground hole; extending the ground hole to the first silicon layer by etching the second silicon layer and the insulation layer in the ground hole.
8 . The method as set forth in claim 6 , wherein the fifth step includes:
applying a dry film resist on the protective layer while uncovering the ground hole; extending the ground hole to the first silicon layer through the second silicon layer and the insulation layer by injecting sand powder into the ground hole.
9 . The method as set forth in claim 8 , wherein the sand powder is injected into the ground hole through sand blaster nozzles.
10 . A method for fabricating and grounding an MEMS device using an SOI wafer, comprising:
a first step of preparing a first silicon layer; a second step of forming an insulation layer on the first silicon layer; a third step of forming a second silicon layer on the insulation layer and forming a plurality of slits and a predetermined structure on the second silicon layer, wherein the slits are formed to penetrate the second silicon layer at a location where a ground hole is to be formed; a fourth step of forming a protective layer on the second silicon layer; a fifth step of forming a signal hole and a ground hole in the protective layer and extending the ground hole to the first silicon layer through the second silicon layer and the insulation layer; and a sixth step of forming a conductive material layer in the ground hole.
11 . The method as set forth in claim 10 , wherein the fifth step comprises etching the second silicon layer and the insulation layer in the ground hole, thereby extending the ground hole to the first silicon layer.
12 . The method as set forth in claim 10 , wherein the fifth step comprises injecting sand power into the ground hole, thereby extending the ground hole to the first silicon layer through the second silicon layer and the insulation layer.
13 . The method as set forth in claim 12 , wherein the sand powder is injected into the ground hole through sand blaster nozzles.Join the waitlist — get patent alerts
Track US2004099909A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.