US2003221967A1PendingUtilityA1

Via filling method

Assignee: SHIPLEY CO LLCPriority: Jan 15, 2002Filed: Jan 15, 2003Published: Dec 4, 2003
Est. expiryJan 15, 2022(expired)· nominal 20-yr term from priority
C25D 5/611C25D 5/18H05K 3/40H05K 2201/09563H05K 3/423H05K 3/421H05K 2203/1492
42
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A process for via filling is provided, wherein after flash plating, a PPR current is applied for a cycle of 1 to 50 msec positive electrolysis time and 0.2 to 5 msec reverse electrolysis time until an F/R ratio representing the ratio of positive electrolysis current density to reverse electrolysis current density is at least 1/0.2 and less than 1/1.

Claims

exact text as granted — not AI-modified
What is claimed is:  
     
         1 . A process for filling a via with a metal comprising the steps of flash plating and then applying a PPR current for a cycle of 1 to 50 msec positive electrolysis time and 0.2 to 5 msec reverse electrolysis time such that a F/R ratio representing a ratio of positive electrolysis current density to reverse electrolysis current density is from 1/0.2 to 1/1.  
     
     
         2 . The process of  claim 1 , wherein the flash plating is performed by direct-current electrolysis.  
     
     
         3 . The process of  claim 1 , wherein the flash plating is performed under conditions of applying a PPR current for a cycle of 1 to 50 msec positive electrolysis time and 0.2 to 5 msec reverse electrolysis time until an F/R ratio is 1/1 to 1/10.  
     
     
         4 . The process of  claim 1 , wherein the flash plating is performed by pulse electrolysis.  
     
     
         5 . The process of  claim 1 , wherein the PPR current is applied for a cycle of 1 to 50 msec positive electrolysis time, 0.2 to 5 msec reverse electrolysis time, and 0.1 to 20 msec rest time.  
     
     
         6 . The process of  claim 1 , wherein the metal used for filling is copper.  
     
     
         7 . The process of  claim 1 , wherein the via filling is performed using a metal plating bath containing a grain refiner.  
     
     
         8 . The process of  claim 1 , wherein the via filling is performed using a metal plating bath containing a surface active agent.  
     
     
         9 . A printed circuit board containing a via filled by the process of  claim 1 .  
     
     
         10 . A wafer containing a via filled by the process of  claim 1.

Join the waitlist — get patent alerts

Track US2003221967A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.