US2003105907A1PendingUtilityA1
System and method for caching DRAM using an egress buffer
Est. expiryOct 22, 2021(expired)· nominal 20-yr term from priority
G06F 3/1423G06F 21/72G06F 9/30007Y02D10/00G09G 2370/20G09G 2370/022G09G 2360/121G09G 2352/00H04L 69/22H04L 9/40H04L 49/9089G11C 11/4074G06F 11/108G06F 1/3275G06F 1/3225G06F 13/1689G06F 12/084G06F 12/0813G06F 12/0811G06F 9/3891G06F 9/3879G06F 9/3851G06F 9/30043H04L 49/90G06F 1/3203H04L 49/9057H04L 47/2441
46
PatentIndex Score
0
Cited by
0
References
0
Claims
Abstract
A system and method includes a server that includes a processor and a memory system coupled that are coupled to a bus system. A network interface is coupled to the processor and an egress buffer is coupled to the processor and the network interface by an egress bus.
Claims
exact text as granted — not AI-modifiedWhat is claimed is:
1 . A server comprising:
a processor coupled to a bus system; a memory system coupled to the bus system; a network interface coupled to the processor; and an egress buffer coupled to the processor and the network interface by an egress bus.
2 . The server of claim 1 , wherein the processor includes a plurality of processors.
3 . The server of claim 2 , wherein the plurality of processors are included on a first die.
4 . The server of claim 2 , wherein the plurality of processors are included on a plurality of dies.
5 . The server of claim 1 , wherein the egress buffer includes high speed random access memory.
6 . The server of claim 1 , wherein the egress buffer includes random access memory that has an operating speed of about 400 MHz.
7 . The server of claim 1 , wherein the egress buffer and the egress bus have a data throughput rate that is greater than or equal to about twice the amount of a data stream to be served.
8 . The server of claim 1 , wherein the egress buffer includes a double data rate buffer.
9 . The server of claim 1 , wherein the egress bus has a bandwidth that is greater than or equal to about twice the amount of a data stream to be served.
10 . The server of claim 1 , wherein the egress bus includes a 32-bit data bus.
11 . A method of serving data comprising:
receiving a request for data in a processor in a server; retrieving the requested data; processing the retrieved data in the processor; storing the processed data in an egress buffer that is coupled to the processor and a network interface; and serving the stored data from the egress buffer through the network interface.
12 . The method of claim 11 , wherein the egress buffer that is coupled to the processor and the network interface by an egress bus.
13 . The method of claim 11 , wherein the requested data includes a data stream.
14 . The method of claim 13 , wherein the egress bus has a bandwidth of about twice a bandwidth of the data stream.
15 . The method of claim 13 , wherein the egress bus includes a 32-bit data bus.
16 . The method of claim 11 , wherein the processed data is stored in the egress buffer substantially simultaneously with the stored data being served from the egress buffer.
17 . The method of claim 11 , wherein processing the retrieved data in the processor includes at least one of a group consisting of formatting the data, encrypting the data, and decrypting the data.
18 . A method of serving a data stream comprising:
receiving a request for a data stream in a processor in a server; retrieving the requested data stream; processing the retrieved data stream in the processor; storing the processed data stream in an egress buffer that is coupled to the processor and a network interface by an egress bus having a bandwidth that is greater than or equal to about twice the data stream; and serving the stored data stream from the egress buffer through the network interface.
19 . The method of claim 18 , wherein the data stream includes at least one of a group consisting of audio and video.Join the waitlist — get patent alerts
Track US2003105907A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.