US2003085471A1PendingUtilityA1

Semiconductor package and method of production thereof

Priority: Nov 7, 2001Filed: Oct 28, 2002Published: May 8, 2003
Est. expiryNov 7, 2021(expired)· nominal 20-yr term from priority
H05K 1/162H05K 1/0222H05K 2201/09809H05K 3/4046H05K 1/115H10W 90/724H10W 72/07251H10W 72/20H10W 70/655H10W 44/212H10W 70/635H10W 44/601H10W 44/20H10W 70/60
42
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A semiconductor package of superior high frequency characteristics enabling easy mounting of a large-sized capacitor and thereby enabling fluctuation of the power supply voltage to be suppressed and enabling a reduction of the inductance of the wiring portion connecting the capacitor and a connection terminal, that is, a semiconductor package mounting a capacitor for suppressing fluctuation of a power supply voltage, wherein the capacitor is comprised of, in an attachment hole passing through the board in the thickness direction, a conductor wire to be connected to a connection terminal of a semiconductor chip at one end, a high dielectric constant material covering the conductor wire at a predetermined thickness, and a conductor layer arranged between the outer circumference of the high dielectric constant material and the inner wall of the attachment hole, provided as a coaxial structure having the conductor wire at its center, and a method of production of the same.

Claims

exact text as granted — not AI-modified
What is claimed is:  
     
         1 . A semiconductor package mounting a capacitor for suppressing fluctuation of a power supply voltage, wherein the capacitor is comprised of, in an attachment hole passing through the board in the thickness direction, a conductor wire to be connected to a connection terminal of a semiconductor chip at one end, a high dielectric constant material covering the conductor wire at a predetermined thickness, and a conductor layer arranged between the outer circumference of the high dielectric constant material and the inner wall of the attachment hole, provided as a coaxial structure having the conductor wire as its center.  
     
     
         2 . A semiconductor package as set forth in  claim 1 , wherein at least one of the signal wires provided at said board is comprised of, in an attachment hole passing through said board in a thickness direction, a signal wire at the core, a low dielectric constant material, and a conductor layer, formed as a coaxial wire matching the impedance.  
     
     
         3 . A method of production of a semiconductor package mounting a capacitor for suppressing fluctuation of a power supply voltage, comprising: 
 providing an attachment hole passing through a board in a thickness direction and    press-fitting into said attachment hole a capacitor cable comprised of a conductor wire at the core, a high dielectric constant material coaxially covering the conductor wire at a predetermined thickness, and a conductor sheath covering the outer circumference of the high dielectric constant material so as to attach the capacitor to said board.    
     
     
         4 . A method of production of a semiconductor package mounting a capacitor for suppressing fluctuation of a power supply voltage, comprising: 
 providing an attachment hole passing through a board in a thickness direction,    forming a conductor layer at an inner wall of said attachment hole, and    press-fitting into said attachment hole formed with said conductor layer a capacitor cable comprised of a conductor wire at the core and a high dielectric constant material coaxially covering the conductor wire at a predetermined thickness so as to attach the capacitor to said board.

Join the waitlist — get patent alerts

Track US2003085471A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.