US2003061436A1PendingUtilityA1

Transportation of main memory and intermediate memory contents

Assignee: INTEL CORPPriority: Sep 25, 2001Filed: Sep 25, 2001Published: Mar 27, 2003
Est. expirySep 25, 2021(expired)· nominal 20-yr term from priority
G06F 13/4234
44
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A nonvolatile memory module. The module includes a nonvolatile memory array and a connector allowing the array to make connection with a host system. A memory controller operates to either create an image of a nonvolatile intermediate memory in response to an imaging request or populate a nonvolatile intermediate memory in response to an installation request.

Claims

exact text as granted — not AI-modified
What is claimed is:  
     
         1 . A nonvolatile memory module, comprising: 
 a) a nonvolatile memory array;    b) a connector operable to connect the nonvolatile memory array to a host system; and    c) a memory controller operable to: 
 i) create an image of a nonvolatile intermediate memory in response to an imaging request; and  
 ii) populate a nonvolatile intermediate memory in response to an installation request.  
   
     
     
         2 . The nonvolatile memory module of  claim 1 , wherein the nonvolatile memory array further comprises a polymer ferroelectric memory array.  
     
     
         3 . The nonvolatile memory module of  claim 1 , wherein the memory controller further comprises a dedicated memory controller.  
     
     
         4 . The nonvolatile memory module of  claim 1 , wherein the memory controller further comprises a central processing unit on the host system acting as a memory controller.  
     
     
         5 . The nonvolatile memory module of  claim 1 , wherein the memory controller is further operable to change the state of a designator based upon the completion of one of either the imaging request or the installation request.  
     
     
         6 . The nonvolatile memory module of  claim 1 , wherein the nonvolatile memory array resides coincident with the memory controller.  
     
     
         7 . The nonvolatile memory module of  claim 1 , wherein the nonvolatile memory array resides separately from the memory controller.  
     
     
         8 . A method of creating an image of an intermediate memory, the method comprising: 
 a) receiving an activation signal from a host system;    b) determining a reserved area on a main memory device in the host system;    c) copying contents of an intermediate memory to the reserved area; and    d) changing the state of a designator to a state that indicates a copy of the intermediate memory exists in the reserved area.    
     
     
         9 . The method of  claim 8 , wherein the method further comprises making copies of at least one other area of the main memory to the reserved area.  
     
     
         10 . The method of  claim 8 , wherein the method further comprises removing the main memory from the host system.  
     
     
         11 . The method of  claim 10 , wherein the method further comprises transporting the main memory to a new host system.  
     
     
         12 . The method of  claim 8 , wherein determining a reserved area further comprises accessing a predetermined area.  
     
     
         13 . The method of  claim 8 , wherein determining a reserved area further comprises performing an analysis of possible areas and selecting one of the possible areas as the reserved area.  
     
     
         14 . The method of  claim 8 , wherein changing the state of a designator further comprises setting a predetermined number of bits to a predetermined state.  
     
     
         15 . The method of  claim 14 , wherein the predetermined number of bits reside in the reserved area.  
     
     
         16 . An article containing machine-readable code that, when executed, causes a machine to: 
 a) receive an activation signal from a host system;    b) determine a reserved area on a main memory device in the host system;    c) copy contents of an intermediate memory to the reserved area; and    d) change the state of a designator to a state that indicates a copy of the intermediate memory exists in the reserved area.    
     
     
         17 . The method of  claim 8 , wherein the article contains further code that, when executed, causes the machine to make copies of at least one other area of the main memory to the reserved area.  
     
     
         18 . The article of  claim 16  wherein the article is selected from the group comprised of: a diskette, a downloadable file, and a compact disc.  
     
     
         19 . A method of installing contents of an intermediate memory, the method comprising: 
 a) determining if a designator has been set to a predetermined state;    b) if the designator has been set to the predetermined state: 
 i) accessing a reserved area of a main memory on a host system;  
 ii) copying contents of the reserved area to an intermediate memory; and  
 iii) setting the designator to a different predetermined state.  
   
     
     
         20 . The method of  claim 19 , wherein the method further comprises copying contents of the reserved area to at least one other area of the main memory.  
     
     
         21 . The method of  claim 19 , wherein setting the designator farther comprises setting the value of at least one bit to a predetermined state.  
     
     
         22 . The method of  claim 21 , wherein the bit resides in the reserved area.  
     
     
         23 . An article containing machine-readable code that, when executed, causes a machine to: 
 a) determine if a designator has been set to a predetermined state;    b) if the designator has been set to the predetermined state: 
 i) accessing a reserved area of a main memory in a host system;  
 ii) copy contents of the reserved area to an intermediate memory; and  
 iii) set the designator to a different predetermined state.  
   
     
     
         24 . The method of  claim 23 , wherein the article contains further code that, when executed, causes the machine to copy contents of a reserved area to at least one other area of the main memory.

Join the waitlist — get patent alerts

Track US2003061436A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.