US2002154977A1PendingUtilityA1

Wafer transport system and method

Priority: Apr 19, 2001Filed: Apr 19, 2001Published: Oct 24, 2002
Est. expiryApr 19, 2021(expired)· nominal 20-yr term from priority
Inventors:Woo Yoo
H10P 72/3411
35
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A system and method for transporting semiconductor wafers in a semiconductor processing system, which may include a transport module and a process chamber. The system includes a container configured to house a plurality of semiconductor wafers, where the container is a separate component from the semiconductor processing system. A semiconductor wafer transport device is disposed in the transport module, which is configured to extend into the container from the transport module and deliver the semiconductor wafers to the process chamber.

Claims

exact text as granted — not AI-modified
What is claimed is:  
     
         1 . A method for transporting semiconductor wafers comprising: 
 providing a processing system including a transport module and a process chamber;    extending a semiconductor wafer transport device from said transport module into an adjacently positioned container, said container being a separate component from said processing system; and    removing at least one semiconductor wafer from said container using said wafer transport device.    
     
     
         2 . The method of  claim 1 , wherein said wafer transport device comprises a robot including an extendible robot arm and an end-effector.  
     
     
         3 . The method of  claim 1 , wherein said wafer transport device is in a fixed position.  
     
     
         4 . The method of  claim 1 , wherein said container comprises a Front Opening Unified Pod (FOUP).  
     
     
         5 . The method of  claim 1 , wherein said removing further comprising placing said wafers into a storage location.  
     
     
         6 . The method of  claim 1 , wherein said process chamber comprises a chamber taken from the group consisting a mini batch furnace, annealing chamber, a chemical vapor deposition (CVD) chamber, and chambers used for physical vapor deposition, etching, impurity doping and ashing.  
     
     
         7 . The method of  claim 1 , further comprising transporting said wafers between a cooling module and said process chamber.  
     
     
         8 . The method of  claim 1 , wherein said process chamber comprises a single wafer rapid thermal processor.  
     
     
         9 . The method of  claim 1 , further comprising opening a gate valve to allow said wafer transport device to extend out from said transport module and into said container.  
     
     
         10 . A method for transporting a semiconductor wafer comprising: 
 providing a processing system including a transport module and a semiconductor wafer process chamber;    extending a robot including an extendible robotic arm from said transport module into an adjacently positioned Front Opening Unified Pod (FOUP), said FOUP being a separate component from said processing system, said robot being at a fixed location;    removing at least one semiconductor wafer from said FOUP and placing said at least one semiconductor wafer in said semiconductor wafer process chamber using said extendible robotic arm.    
     
     
         11 . A system for transporting semiconductor wafers comprising: 
 a processing system including a transport module and a process chamber;    a semiconductor wafer transport device disposed in said transport module; and    a container configured to house a plurality of semiconductor wafers, said container being a separate component from said processing system, said semiconductor wafer transport device being configured to extend into said container from said transport module and said semiconductor wafer transport device being configured to deliver said semiconductor wafer to said process chamber.    
     
     
         12 . The system of  claim 11 , wherein said wafer transport device comprises a robot including an extendible robot arm and an end-effector.  
     
     
         13 . The system of  claim 11 , wherein said wafer transport device is in a fixed position within said transport module.  
     
     
         14 . The system of  claim 11 , wherein said container comprises a Front Opening Unified Pod (FOUP).  
     
     
         15 . The system of  claim 11 , further comprising a storage location disposed within said processing system, wherein said wafer transport device is configured to deliver said wafers into said storage location.  
     
     
         16 . The system of  claim 11 , further comprising a cooling module disposed within said processing system, wherein said wafer transport device is configured to deliver said wafers into said cooling module.  
     
     
         17 . The system of  claim 11 , wherein said process chamber comprises a single wafer rapid thermal processor.  
     
     
         18 . The system of  claim 11 , a gate valve assembly disposed on said transport module to isolate said wafer processing system.  
     
     
         19 . The system of  claim 11 , wherein said container comprises a wafer cassette.  
     
     
         20 . A system for transporting a semiconductor wafer comprising: 
 a processing system including a transport module and a single wafer process chamber; and    means for accessing an adjacently positioned Front Opening Unified Pod (FOUP), said FOUP being a separate component from said processing system, said means for accessing being at a fixed position within said transport module to remove at least one semiconductor wafer from said FOUP and to place said at least one semiconductor wafer in said single wafer process chamber.

Join the waitlist — get patent alerts

Track US2002154977A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.