US2002092674A1PendingUtilityA1

Surface-mounting substrate and structure comprising substrate and part mounted on the substrate

Priority: Mar 30, 2000Filed: Mar 12, 2002Published: Jul 18, 2002
Est. expiryMar 30, 2020(expired)· nominal 20-yr term from priority
H10W 90/724H10W 72/01225H10W 72/252H10W 72/241H10W 72/072H10W 70/685H10W 72/287H05K 1/113H05K 1/114H05K 3/184H05K 2201/09563H05K 2201/09781H05K 3/0023H05K 3/4661H05K 3/36
39
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A surface-mounting substrate, for mounting thereon a part such as a semiconductor device, which comprises a core substrate, a plurality of layers of patterned wiring lines, which are separated from each other by an insulation layer interposed therebetween, vias piercing through the insulation layer to connect the wiring lines at the adjacent layers to each other, and a layer of connecting terminals to mount a part on the surface-mounting substrate, each of the connecting terminals connecting with the wiring line at the outermost layer of wiring lines, wherein the connecting terminal is filled in an outermost insulation layer provided at the surface of the surface-mounting substrate, and has a surface exposed at substantially the same level as the level of the surface of the outermost insulation layer. A structure comprising a surface-mounting substrate and a part mounted thereon, which comprises, as the substrate used, the surface-mounting substrate of the invention, is also disclosed.

Claims

exact text as granted — not AI-modified
1 . A surface-mounting substrate for mounting a part thereon, which comprises a core substrate, a plurality of layers of patterned wiring lines, which are separated from each other by an insulation layer interposed therebetween, vias piercing through the insulation layer to connect the wiring lines at the adjacent layers to each other, and a layer of connecting terminals to mount a part on the surface-mounting substrate, each of the connecting terminals connecting with the wiring line at the outermost layer of wiring lines, wherein the connecting terminal is filled in an outermost insulation layer provided at the surface of the surface-mounting substrate, and has a surface exposed at substantially the same level as the level of the surface of the outermost insulation layer.  
     
     
         2 . The surface-mounting substrate of  claim 1 , which is provided on the surface of each of the connecting terminals with a conductor material.  
     
     
         3 . The surface-mounting substrate of  claim 2 , wherein the conductor material is solder.  
     
     
         4 . The surface-mounting substrate of  claim 1 , wherein the part to be mounted is a semiconductor device.  
     
     
         5 . The surface-mounting substrate of  claim 1 , wherein the layer of the connecting terminals is separated from the outermost layer of wiring lines by an insulation layer interposed therebetween, and the connecting terminal is connected with the wiring line at the outermost layer of wiring lines through a via piercing through the insulation layer separating the layer of the connecting terminals from the outermost layer of wiring lines.  
     
     
         6 . The surface-mounting substrate of  claim 1 , wherein the connecting terminal is directly connected with the wiring line at the outermost layer of wiring lines located under the layer of connecting terminals.  
     
     
         7 . The surface-mounting substrate of  claim 1 , wherein the connecting terminal is directly connected with the wiring line at the outermost layer in the surface-mounting substrate, and the wiring lines at the outermost layer are covered with a cover material.  
     
     
         8 . The surface-mounting substrate of  claim 7 , wherein the cover material is a solder resist.  
     
     
         9 . The surface-mounting substrate of  claim 1 , wherein the connecting terminals are arranged at a pitch of 100 micrometers or smaller and at a spacing distance of 20 micrometer or larger.  
     
     
         10 . The surface-mounting substrate of  claim 1 , wherein conductive members in an area, over which the part is mounted, of the outermost layer of wiring lines connected with the connecting terminals are arranged at a uniform density as a whole.  
     
     
         11 . The surface-mounting substrate of  claim 10 , wherein the conductive members include the wiring lines and the connecting terminals.  
     
     
         12 . The surface-mounting substrate of  claim 1 , wherein conductive members in the area, over which the part is mounted, of each of the layers of wiring lines located below the outermost layer of wiring lines connected with the connecting terminals are arranged at a uniform density as a whole.  
     
     
         13 . The surface-mounting substrate of  claim 12 , wherein the conductive members include the wiring lines and the vias.  
     
     
         14 . The surface-mounting substrate of  claim 13 , wherein the conductive members further include a power supply plane and/or a grounding plane.  
     
     
         15 . The surface-mounting substrate of  claim 10 , wherein the conductive members at each of the layers of wiring lines below the outermost layer of wiring lines are arranged at substantially the same density as the density of conductive members at the outermost wiring lines.  
     
     
         16 . The surface-mounting substrate of  claim 10 , which has dummy members at at least one of layers of wiring lines.  
     
     
         17 . The surface-mounting substrate of  claim 12 , which has dummy members at at least one of layers of wiring lines.  
     
     
         18 . The surface-mounting substrate of  claim 14 , wherein the power supply plane and/or the grounding plane is in a mesh-like shape or has slits.  
     
     
         19 . The surface-mounting substrate of  claim 10 , wherein the wiring lines have a width of 20 to 200 micrometers, and are arranged at a pitch of 60 to 300 micrometers.  
     
     
         20 . The surface-mounting substrate of  claim 12 , wherein the wiring lines have a width of 20 to 200 micrometers, and are arranged at a pitch of 60 to 300 micrometers.  
     
     
         21 . The surface-mounting substrate of  claim 10 , wherein the vias have a diameter of 0.05 to 0.6 millimeter.  
     
     
         22 . The surface-mounting substrate of  claim 12 , wherein the vias have a diameter of 0.05 to 0.6 millimeter.  
     
     
         23 . The surface-mounting substrate of  claim 10 , wherein the core substrate has through holes to connect a wiring line at one side of the substrate to another wiring line at the other side, the through holes having a diameter of 0.2 to 0.6 millimeter, and being arranged in a pitch of 0.5 to 1.5 millimeters.  
     
     
         24 . The surface-mounting substrate of  claim 12 , wherein the core substrate has through holes to connect a wiring line at one side of the substrate to another wiring line at the other side, the through holes having a diameter of 0.2 to 0.6 millimeter, and being arranged in a pitch of 0.5 to 1.5 millimeters.  
     
     
         25 . A surface-mounting substrate for mounting a part thereon, which comprises a core substrate, a plurality of layers of patterned wiring lines, which are separated from each other by an insulation layer interposed therebetween, vias piercing through the insulation layer to connect the wiring lines at the adjacent layers to each other, and a layer of connecting terminals to mount a part on the surface-mounting substrate, wherein conductive members in an area, over which the part is mounted, of an outermost layer of wiring lines are arranged at a uniform density as a whole.  
     
     
         26 . The surface-mounting substrate of  claim 25 , wherein the conductive members include the wiring lines and the connecting terminals.  
     
     
         27 . The surface-mounting substrate of  claim 25 , wherein conductive members in the area, over which the part is mounted, of each of the layers of wiring lines located below the outermost layer of wiring lines are arranged at a uniform density as a whole.  
     
     
         28 . The surface-mounting substrate of  claim 27 , wherein the conductive members include the wiring lines and the vias.  
     
     
         29 . The surface-mounting substrate of  claim 28 , wherein the conductive members further include a power supply plane and/or a grounding plane.  
     
     
         30 . The surface-mounting substrate of  claim 25 , wherein the conductive members at each of the layers of wiring lines below the outermost layer of wiring lines are arranged at substantially the same density as the density of conductive members at the outermost wiring lines.  
     
     
         31 . The surface-mounting substrate of  claim 25 , which has dummy members at at least one of layers of wiring lines.  
     
     
         32 . The surface-mounting substrate of  claim 27 , which has dummy members at at least one of layers of wiring lines.  
     
     
         33 . The surface-mounting substrate of  claim 29 , wherein the power supply plane and/or the grounding plane is in a mesh-like shape or has slits.  
     
     
         34 . The surface-mounting substrate of  claim 25 , wherein the wiring lines have a width of 20 to 200 micrometers, and are arranged at a pitch of 60 to 300 micrometers.  
     
     
         35 . The surface-mounting substrate of  claim 27 , wherein the wiring lines have a width of 20 to 200 micrometers, and are arranged at a pitch of 60 to 300 micrometers.  
     
     
         36 . The surface-mounting substrate of  claim 25 , wherein the vias have a diameter of 0.05 to 0.6 millimeter.  
     
     
         37 . The surface-mounting substrate of  claim 27 , wherein the vias have a diameter of 0.05 to 0.6 millimeter.  
     
     
         38 . The surface-mounting substrate of  claim 25 , wherein the core substrate has through holes to connect a wiring line at one side of the substrate to another wiring line at the other side, the through holes having a diameter of 0.2 to 0.6 millimeter, and being arranged in a pitch of 0.5 to 1.5 millimeters.  
     
     
         39 . The surface-mounting substrate of  claim 27 , wherein the core substrate has through holes to connect a wiring line at one side of the substrate to another wiring line at the other side, the through holes having a diameter of 0.2 to 0.6 millimeter, and being arranged in a pitch of 0.5 to 1.5 millimeters.  
     
     
         40 . A structure comprising a surface-mounting substrate and a part mounted thereon, the surface-mounting substrate comprising a core substrate, a plurality of layers of patterned wiring lines, which are separated from each other by an insulation layer interposed therebetween, vias piercing through the insulation layer to connect the wiring lines at the adjacent layers to each other, and a layer of connecting terminals to mount the part on the surface-mounting substrate, each of connecting terminals connecting with the wiring line at the outermost layer of wiring lines, and the part having bumps, and being mounted on the substrate through the bumps bonded to the respective connecting terminals, wherein the connecting terminal of the surface-mounting substrate is filled in an outermost insulation layer provided at the surface of the surface-mounting substrate, and has a surface exposed at substantially the same level as the level of the surface of the outermost insulation layer.  
     
     
         41 . The structure of  claim 40 , wherein the part to be mounted is a semiconductor device.  
     
     
         42 . The structure of  claim 40 , wherein conductive members in an area, over which the part is mounted, of the outermost layer of wiring lines connected with the connecting terminals are arranged at a uniform density as a whole.  
     
     
         43 . The structure of  claim 42 , wherein the conductive members include the wiring lines and the connecting terminals.  
     
     
         44 . The structure of  claim 40 , wherein conductive members in the area, over which the part is mounted, of each of the layers of wiring lines located below the outermost layer of wiring lines connected with the connecting terminals are arranged at a uniform density as a whole.  
     
     
         45 . The structure of  claim 44 , wherein the conductive members include the wiring lines and the vias.  
     
     
         46 . The structure of  claim 42 , wherein the conductive members at each of the layers of wiring lines below the outermost layer of wiring lines are arranged at substantially the same density as the density of conductive members at the outermost wiring lines.  
     
     
         47 . A structure comprising a surface-mounting substrate and a part mounted thereon, the surface-mounting substrate comprising a core substrate, a plurality of layers of patterned wiring lines, which are separated from each other by an insulation layer interposed therebetween, vias piercing through the insulation layer to connect the wiring lines at the adjacent layers to each other, and a layer of connecting terminals to mount a part on the surface-mounting substrate, wherein conductive members in an area, over which the part is mounted, of an outermost layer of wiring lines are arranged at a uniform density as a whole.  
     
     
         48 . The structure of  claim 47 , wherein the part to be mounted is a semiconductor device.  
     
     
         49 . The structure of  claim 47 , wherein the conductive members include the wiring lines and the connecting terminals.  
     
     
         50 . The structure of  claim 47 , wherein conductive members in the area, over which the part is mounted, of each of the layers of wiring lines located below the outermost layer of wiring lines are arranged at a uniform density as a whole.  
     
     
         51 . The structure of claim  50 , wherein the conductive members include the wiring lines and the vias.  
     
     
         52 . The structure of  claim 47 , wherein the conductive members at each of the layers of wiring lines below the outermost layer of wiring lines are arranged at substantially the same density as the density of conductive members at the outermost wiring lines.

Join the waitlist — get patent alerts

Track US2002092674A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.