US2002090167A1PendingUtilityA1

Electronic device having a barrier region including aluminum and a method of manufacture therefor

Priority: Jan 8, 2001Filed: Jan 8, 2001Published: Jul 11, 2002
Est. expiryJan 8, 2021(expired)· nominal 20-yr term from priority
H10P 32/174H10P 32/14H10D 62/824H01S 5/3072
35
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

The present invention provides an electronic device having superior qualities. The electronic device includes an active region located over a substrate and an undoped layer located over the active region, the undoped layer having a barrier region including aluminum located thereover. The electronic device further includes a doped upper cladding layer located over the barrier region. In an exemplary embodiment of the invention, the barrier region is a barrier layer or a number of barrier layers located between a plurality of the undoped layers.

Claims

exact text as granted — not AI-modified
What is claimed is:  
     
         1 . An electronic device, comprising: 
 an active region located over a substrate;    an undoped layer located over the active region, the undoped layer having a barrier region including aluminum located thereover; and    a doped upper cladding layer located over the barrier region.    
     
     
         2 . The electronic device as recited in  claim 1  wherein the barrier region is a barrier layer or a number of barrier layers located between a plurality of the undoped layers.  
     
     
         3 . The electronic device as recited in  claim 2  wherein the number of barrier layers ranges from about 1 to about 8 layers and each of the number of barrier layers has a thickness of about 1 nm.  
     
     
         4 . The electronic device as recited in  claim 1  wherein the barrier region includes an barrier layer consisting of aluminum arsenide, aluminum phosphide, indium aluminum arsenide, indium aluminum arsenide phosphide, or indium aluminum gallium arsenide.  
     
     
         5 . The electronic device as recited in  claim 4  wherein the barrier layer comprises between about 5 and about 50 percent aluminum.  
     
     
         6 . The electronic device as recited in  claim 1  wherein the barrier region has a thickness of about 1 nm and the undoped layer has a thickness of about 10 nm.  
     
     
         7 . The electronic device as recited in  claim 1  wherein the barrier region does not form a p-n junction with the doped upper cladding layer.  
     
     
         8 . The electronic device as recited in  claim 1  wherein the doped upper cladding layer is doped with zinc and the barrier region inhibits the diffusion of zinc into the active region.  
     
     
         9 . A method of manufacturing an electronic device, including: 
 forming an active region over a substrate;    forming an undoped layer over the active region, the undoped layer having a barrier region including aluminum formed thereover; and    forming a doped upper cladding layer over the barrier region.    
     
     
         10 . The method as recited in  claim 9  wherein the barrier region is a barrier layer or a number of barrier layers located between a plurality of the undoped layers.  
     
     
         11 . The method as recited in  claim 10  wherein the number of barrier layers ranges from about 1 to about 8 layers and each of the number of barrier layers has a thickness of about 1 nm.  
     
     
         12 . The method as recited in  claim 9  wherein the barrier region includes an aluminum barrier layer consisting of aluminum arsenide, aluminum phosphide, indium aluminum arsenide, indium aluminum arsenide phosphide, or indium aluminum gallium arsenide.  
     
     
         13 . The method as recited in  claim 12  wherein the barrier layer comprises between about 5 and about 50 percent aluminum.  
     
     
         14 . The method as recited in  claim 9  wherein the barrier region has a thickness of about 1 nm and the undoped layer has a thickness of about 10 nm.  
     
     
         15 . The method as recited in  claim 9  wherein the barrier region does not form a p-n junction with the doped upper cladding layer.  
     
     
         16 . The method as recited in  claim 9  wherein forming a doped upper cladding layer includes forming a zinc doped upper cladding layer, wherein the barrier region inhibits the diffusion of zinc from the upper cladding layer into the active region.

Join the waitlist — get patent alerts

Track US2002090167A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.