US2002004288A1PendingUtilityA1

Chip-like electronic components, a method of manufacturing the same, a pseudo wafer therefor and a method of manufacturing thereof

Priority: Apr 28, 2000Filed: Apr 27, 2001Published: Jan 10, 2002
Est. expiryApr 28, 2020(expired)· nominal 20-yr term from priority
Inventors:Kazuo Nishiyama
H10W 90/291H10W 90/22H10W 90/721H10W 72/0198H10W 72/884H10W 74/15H10W 72/859H10W 90/754H10W 72/9415H10W 72/923H10W 72/983H10W 90/00H10W 72/01331H10W 90/724H10W 90/722H10W 90/732H10W 90/734H10P 72/7422H10W 74/129H10W 74/014H10W 74/019H10W 70/60
35
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

In order to have a thin type semiconductor chips featuring a high yield and a low cost in production, an excellent packaging reliability, and a robust structure against damages, there is provided a method of manufacturing LSI chips, comprising the steps of: pasting on a substrate an adhesive sheet which retains its adhesive strength prior to a processing, then loses it after the processing; bonding non-defective LSI chips on the adhesive sheet, with their device surfaces facing downward; uniformly coating an insulating film on the non-defective LSI chips; uniformly grinding the insulating film to a level of the bottom surfaces of these LSI chips; applying a predetermined process to the adhesive sheet to weaken its adhesive strength thereof so as to peel off a pseudo wafer on which the non-defective LSI chips are bonded; and dicing the LSI chips into a discrete non-defective electronic component by cutting the pseudo wafer.

Claims

exact text as granted — not AI-modified
What is claimed is:  
     
         1 . A chip-like electronic component having at least its all electrodes formed on one surface thereof, a side wall thereof being covered with a protective material, and another surface opposite to said one surface fabricated to reduce its thickness.  
     
     
         2 . The chip-like electronic component according to  claim 1  wherein said protective material comprises either one of an organic insulating resin and an inorganic insulating material.  
     
     
         3 . The chip-like electronic component according to  claim 1 , comprising a semiconductor chip diced at a position of said protective material for mounting on a packaging substrate, wherein said electrode is formed on a device surface, and a whole area of said side wall thereof is covered with said protective material.  
     
     
         4 . The chip-like electronic component according to  claim 3 , wherein a solder bump is formed on said electrode.  
     
     
         5 . The chip-like electronic component according to  claim 1 , wherein a plurality of a same or different types of semiconductor chips are bonded and integrated by said protective material.  
     
     
         6 . A pseudo wafer comprising a plurality of a same or different types of chip-like electronic components each having at least all their electrodes formed on one surface thereof, bonded with each other with a protective material coated therebetween, and another surface opposing said one surface being fabricated to reduce a thickness thereof.  
     
     
         7 . The pseudo wafer according to  claim 6 , wherein said protective material comprises either one of an organic insulating resin and an inorganic insulating material.  
     
     
         8 . The pseudo wafer according to  claim 6 , wherein said pseudo wafer is diced into a single semiconductor chip or into a unit of semiconductor chips integrating a plurality of a same or different types of semiconductor chips at a position of said protective material therebetween for mounting on a packaging substrate.  
     
     
         9 . The pseudo wafer according to  claim 8 , wherein a solder bump is formed on said electrode.  
     
     
         10 . A method of manufacturing chip-like electronic components comprising the steps of: 
 pasting an adhesive material on a substrate, said adhesive material having a property to retain an adhesive strength prior to a processing and to lose said adhesive strength after said processing;    fixing a plurality of a same or different types of semiconductor chips on said adhesive material with an electrode surface thereof facing down;    coating a whole area including said plurality of the same or different types of semiconductor chips and a gap therebetween with a protective material;    removing said protective material from a side thereof opposite to said electrode surface to a level of a bottom surface of the semiconductor chips;    applying a predetermined process to said adhesive material to weaken said adhesive strength of said adhesive material so as to peel off a pseudo wafer on which said plurality of the same or different types of semiconductor chips are bonded; and    dicing said plurality of the same or said different types of semiconductor chips into each semiconductor chip or each chip-like electronic component by cutting said protective material in said gap therebetween.    
     
     
         11 . The method of manufacturing a chip-like electronic components according to  claim 10 , wherein: 
 said substrate has a flat surface;    said adhesive material is an adhesive sheet;    said plurality of the same or different types of semiconductor chip bonded on said adhesive sheet are non-defective;    said protective material is either one of an organic insulating material and an inorganic insulating material, and is uniformly coated on said semiconductor chips from bottom surfaces thereof to be hardened;    said protective material is uniformly ground to a level of the bottom surfaces of said semiconductor chips;    said predetermined process includes irradiating ultraviolet rays on said adhesive sheet through said flat substrate from a bottom surface thereof opposite to the surface on which said plurality of semiconductor chips are bonded, or applying a chemical solution or heating the same to weaken said adhesive strength of said adhesive sheet so at to peel off a pseudo wafer having said plurality of the same or different types of semiconductor chips bonded integrally as covered with said protective material, from said flat substrate, said plurality of the same or different types of semiconductor chips bonded integrally on said pseudo wafer being totally non-defective and arrayed thereon with their electrode surfaces exposed; and further    said pseudo wafer is diced between said plurality of the same or different types of semiconductor chips.    
     
     
         12 . The method of manufacturing a chip-like electronic components according to  claim 10 , further comprising the steps of: dicing said pseudo wafer at a position of said protective material between said plurality of the same or said plurality of different types of semiconductor chips; and fabricating a single or a unit of semiconductor chips integrating a plurality of a same or different types of semiconductor chips to be mounted on a packaging substrate.  
     
     
         13 . The method of manufacturing a chip-like electronic components according to  claim 12 , further comprising the step of forming solder bumps on said electrodes.  
     
     
         14 . The method of manufacturing a chip-like electronic components according to  claim 10 , further comprising the step of bonding on said substrate said plurality of semiconductor chips which are determined to be non-defective in a characteristic measurement thereof.  
     
     
         15 . The method of manufacturing a chip-like electronic components according to  claim 10 , further comprising the steps of: carrying out said characteristic measurement on said plurality of semiconductor chips in a state they are bonded with said protective material; and selecting non-defective semiconductor chips or non-defective chip-like electronic components.  
     
     
         16 . A method of manufacturing a pseudo wafer comprising the steps of: 
 pasting an adhesive material on a substrate, said material having a property to retain an adhesive strength prior to a processing and lose said adhesive strength after said processing;    bonding on said adhesive material a plurality of a same or different types of semiconductor chips with their electrode surfaces facing downward;    coating with a protective material a whole area of said plurality of the same or different types of semiconductor chips including a gap therebetween;    removing said protective material from a side opposite to said electrode surfaces to a level of the bottom surfaces of the semiconductor chips; and    applying a predetermined process to said adhesive material to weaken its adhesive strength so as to peel off a pseudo wafer on which said plurality of the same or different types of semiconductor chips are bonded.    
     
     
         17 . The method of manufacturing a pseudo wafer according to  claim 16 , wherein: 
 said substrate has a flat surface;    said adhesive material is an adhesive sheet;    said plurality of the same or different types of semiconductor chips bonded on said adhesive sheet with their electrode surfaces facing downward are non-defective;    said protective material is either one of an organic insulating resin or an inorganic insulating material functioning, and is uniformly coated on said semiconductor chips from their bottom surfaces to be hardened;    said protective material is uniformly ground to a level of bottom surfaces of said semiconductor chips;    said predetermined process includes irradiating ultraviolet rays, through said substrate, on said adhesive sheet from a side thereof opposite to the surface thereof bonding said plurality of the same or different types of semiconductor chips thereon, or applying a chemical solution thereto or heating said adhesive sheet to weaken the adhesive strength of said adhesive sheet so as to peel off a pseudo wafer having said plurality of the same or different types of semiconductor chips bonded with said protection material from said substrate; and thereby    said pseudo wafer having said plurality of the same or different types of non-defective semiconductor chips arrayed thereon, with their electrode surfaces exposed is obtained.    
     
     
         18 . The method of manufacturing a pseudo wafer according to  claim 16 , further comprising the step of forming a solder bump on said electrode.  
     
     
         19 . The method of manufacturing a pseudo wafer according to  claim 16 , further comprising the step of bonding on said substrate said semiconductor chips which are determined to be non-defective in characteristic measurements thereof.  
     
     
         20 . The method of manufacturing a pseudo wafer according to  claim 16 , comprising the steps of: 
 carrying out a characteristic measurement on said semiconductor chips in a state as they are bonded with said protective material; and    selecting non-defective semiconductor chips or non-defective chip-like electronic components therefrom.

Join the waitlist — get patent alerts

Track US2002004288A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.