US2001026961A1PendingUtilityA1

Trench semiconductor device having gate oxide layer with multiple thicknesses and processes of fabricating the same

Priority: May 25, 1999Filed: Feb 21, 2001Published: Oct 4, 2001
Est. expiryMay 25, 2019(expired)· nominal 20-yr term from priority
H10D 30/635H10D 30/668H10D 30/665H10D 84/148H10D 64/516H10D 62/157H10D 30/0297H10D 64/519H10D 64/511H10D 62/393H10D 62/151H10D 30/831H10D 12/481
38
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

The a trench semiconductor device such as a power MOSFET the high electric field at the corner of the trench is diminished by increasing the thickness of the gate oxide layer at the bottom of the trench. Several processes for manufacturing such devices are described. In one group of processes a directional deposition of silicon oxide is performed after the trench has been etched, yielding a thick oxide layer at the bottom of the trench. Any oxide which deposits on the walls of the trench is removed before a thin gate oxide layer is grown on the walls. The trench is then filled with polysilicon in or more stages. In a variation of the process a small amount of photoresist is deposited on the oxide at the bottom of the trench before the walls of the trench are etched. Alternatively, polysilicon can be deposited in the trench and etched back until only a portion remains at the bottom of the trench. The polysilicon is then oxidized and the trench is refilled with polysilicon. The processes can be combined, with a directional deposition of oxide being followed by a filling and oxidation of polysilicon. A process of forming a “eyhole” shaped gate electrode includes depositing polysilicon at the bottom of the trench, oxidizing the top surface of the polysilicon, etching the oxidized polysilicon, and filling the trench with polysilicon.

Claims

exact text as granted — not AI-modified
We claim:  
     
         1 . A process of manufacturing a trench gate semiconductor device comprising: 
 providing a semiconductor material;    placing the semiconductor material in a reaction chamber forming a trench in the semiconductor material;    producing charged particles of a dielectric within the chamber;    creating an electric field in the reaction chamber;    depositing a layer of the dielectric in the trench;    using the electric field to accelerate the charged particles towards the semiconductor material such that the dielectric is deposited at a greater thickness on a bottom of the trench than on a sidewall of the trench; and    depositing a conductive material in the trench to form a gate electrode.    
     
     
         2 . The process of    claim 1    wherein producing charged particles comprises creating a chemical reaction between at least two gases in the reaction chamber.  
     
     
         3 . The process of    claim 2    wherein producing charged particles comprises forming a plasma in the reaction chamber.  
     
     
         4 . The process of    claim 1    wherein producing charged particles comprises sputtering.

Join the waitlist — get patent alerts

Track US2001026961A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.