US10665612B2ActiveUtilityA1
Semiconductor device and display device

Assignee: SEMICONDUCTOR ENERGY LABPriority: Sep 10, 2009Filed: Feb 14, 2019Granted: May 26, 2020
Est. expirySep 10, 2029(~3.1 yrs left)· nominal 20-yr term from priority
G02F 2201/123G09G 2310/0251G11C 19/28G09G 2310/08G02F 2201/121G02F 1/136286G02F 1/1339G02F 1/133345G09G 3/3677G09G 2330/021G02F 1/134309G02F 1/1368G02F 1/13306G02F 1/136213H01L 27/1225H01L 29/42384H01L 29/78696H01L 29/7869H01L 27/127H01L 27/088H01L 27/124H01L 27/1288H01L 27/1251H01L 29/41733H01L 27/1244H01L 27/1255G02F 2001/133302G09G 2320/043H10D 86/441H10D 86/481H10D 86/471H10D 86/443H10D 86/0231H10D 86/0221H10D 84/83H10D 30/6757H10D 30/6755H10D 30/6729H10D 30/673H10D 86/423H10D 86/60G09G 3/3648G09G 3/3266G09G 3/3225G02F 1/1362G02F 1/133302
PatentIndex Score
Cited by
153
References
Claims
Abstract

A semiconductor device including a circuit which does not easily deteriorate is provided. The semiconductor device includes a first transistor, a second transistor, a first switch, a second switch, and a third switch. A first terminal of the first transistor is connected to a first wiring. A second terminal of the first transistor is connected to a second wiring. A gate and a first terminal of the second transistor are connected to the first wiring. A second terminal of the second transistor is connected to a gate of the first transistor. The first switch is connected between the second wiring and a third wiring. The second switch is connected between the second wiring and the third wiring. The third switch is connected between the gate of the first transistor and the third wiring.
Claims

exact text as granted — not AI-modified
What is claimed is: 
     
       1. A semiconductor device comprising:
 a first transistor, a second transistor, a third transistor, a fourth transistor, a fifth transistor, and a sixth transistor, 
 wherein one of a source and a drain of the first transistor is directly connected to a first wiring, 
 wherein the other one of the source and the drain of the first transistor is directly connected to a second wiring, 
 wherein one of a source and a drain of the second transistor is directly connected to a third wiring, 
 wherein the other one of the source and the drain of the second transistor is directly connected to the second wiring, 
 wherein one of a source and a drain of the third transistor is directly connected to a fourth wiring, 
 wherein the other one of the source and the drain of the third transistor is electrically connected to a gate of the first transistor, 
 wherein a gate of the third transistor is directly connected to a fifth wiring, 
 wherein one of a source and a drain of the fourth transistor is directly connected to the third wiring, 
 wherein the other one of the source and the drain of the fourth transistor is electrically connected to the gate of the first transistor, 
 wherein a gate of the fourth transistor is directly connected to a gate of the second transistor, 
 wherein one of a source and a drain of the fifth transistor is directly connected to the fifth wiring, 
 wherein the other one of the source and the drain of the fifth transistor is directly connected to the gate of the second transistor, 
 wherein a gate of the fifth transistor is electrically connected to the gate of the first transistor, 
 wherein one of a source and a drain of the sixth transistor is directly connected to the gate of the second transistor, and 
 wherein a gate of the sixth transistor is directly connected to the fifth wiring. 
 
     
     
       2. The semiconductor device according to  claim 1 , further comprising a gate driver,
 wherein the first transistor to the sixth transistor are part of the gate driver, 
 wherein the second wiring is a second gate signal line, 
 wherein the third wiring is a power supply line, and 
 wherein the fourth wiring is a first gate signal line. 
 
     
     
       3. The semiconductor device according to  claim 1 , further comprising a first gate driver and a second gate driver,
 wherein the first gate driver and the second gate driver can drive same wirings, 
 wherein the first transistor to the sixth transistor are part of one of the first gate driver and the second gate driver, 
 wherein the second wiring is a second gate signal line, 
 wherein the third wiring is a power supply line, and 
 wherein the fourth wiring is a first gate signal line. 
 
     
     
       4. The semiconductor device according to  claim 1 ,
 wherein one cycle of the first clock signal has a first period and a second period, 
 wherein the first clock signal is H level during the first period, 
 wherein the first clock signal is L level during the second period, 
 wherein the first period and the second period have different lengths, 
 wherein one cycle of the second clock signal has a third period and a fourth period, 
 wherein the second clock signal is H level during the third period, 
 wherein the second clock signal is L level during the fourth period, and 
 wherein the third period and the fourth period have different lengths. 
 
     
     
       5. A semiconductor device comprising:
 a first transistor, a second transistor, a third transistor, a fourth transistor, a fifth transistor, and a sixth transistor, 
 wherein one of a source and a drain of the first transistor is directly connected to a first wiring, 
 wherein the other one of the source and the drain of the first transistor is directly connected to a second wiring, 
 wherein one of a source and a drain of the second transistor is directly connected to a third wiring, 
 wherein the other one of the source and the drain of the second transistor is directly connected to the second wiring, 
 wherein one of a source and a drain of the third transistor is directly connected to a fourth wiring, 
 wherein the other one of the source and the drain of the third transistor is electrically connected to a gate of the first transistor, 
 wherein a gate of the third transistor is directly connected to a fifth wiring, 
 wherein one of a source and a drain of the fourth transistor is directly connected to the third wiring, 
 wherein the other one of the source and the drain of the fourth transistor is electrically connected to the gate of the first transistor, 
 wherein a gate of the fourth transistor is directly connected to a gate of the second transistor, 
 wherein one of a source and a drain of the fifth transistor is directly connected to the fifth wiring, 
 wherein the other one of the source and the drain of the fifth transistor is directly connected to the gate of the second transistor, 
 wherein a gate of the fifth transistor is electrically connected to the gate of the first transistor, 
 wherein one of a source and a drain of the sixth transistor is directly connected to the gate of the second transistor, 
 wherein a gate of the sixth transistor is directly connected to the fifth wiring, 
 wherein a first clock signal is supplied to the first wiring, and 
 wherein a second clock signal is supplied to the fifth wiring. 
 
     
     
       6. The semiconductor device according to  claim 5 , further comprising a gate driver,
 wherein the first transistor to the sixth transistor are part of the gate driver, 
 wherein the second wiring is a second gate signal line, 
 wherein the third wiring is a power supply line, and 
 wherein the fourth wiring is a first gate signal line. 
 
     
     
       7. The semiconductor device according to  claim 5 , further comprising a first gate driver and a second gate driver,
 wherein the first gate driver and the second gate driver can drive same wirings, 
 wherein the first transistor to the sixth transistor are part of one of the first gate driver and the second gate driver, 
 wherein the second wiring is a second gate signal line, 
 wherein the third wiring is a power supply line, and 
 wherein the fourth wiring is a first gate signal line. 
 
     
     
       8. The semiconductor device according to  claim 5 ,
 wherein one cycle of the first clock signal has a first period and a second period, 
 wherein the first clock signal is H level during the first period, 
 wherein the first clock signal is L level during the second period, 
 wherein the first period and the second period have different lengths, 
 wherein one cycle of the second clock signal has a third period and a fourth period, 
 wherein the second clock signal is H level during the third period, 
 wherein the second clock signal is L level during the fourth period, and 
 wherein the third period and the fourth period have different lengths. 
 
     
     
       9. A semiconductor device comprising:
 a first transistor, a second transistor, a third transistor, a fourth transistor, a fifth transistor, a sixth transistor, a seventh transistor, an eighth transistor, a ninth transistor, a tenth transistor, an eleventh transistor, and a twelfth transistor, 
 wherein one of a source and a drain of the first transistor is directly connected to a first wiring, 
 wherein the other one of the source and the drain of the first transistor is directly connected to a second wiring, 
 wherein one of a source and a drain of the second transistor is directly connected to a third wiring, 
 wherein the other one of the source and the drain of the second transistor is directly connected to the second wiring, 
 wherein one of a source and a drain of the third transistor is directly connected to a fourth wiring, 
 wherein the other one of the source and the drain of the third transistor is electrically connected to a gate of the first transistor, 
 wherein a gate of the third transistor is directly connected to a fifth wiring, 
 wherein one of a source and a drain of the fourth transistor is directly connected to the third wiring, 
 wherein the other one of the source and the drain of the fourth transistor is electrically connected to the gate of the first transistor, 
 wherein a gate of the fourth transistor is directly connected to a gate of the second transistor, 
 wherein one of a source and a drain of the fifth transistor is directly connected to the fifth wiring, 
 wherein the other one of the source and the drain of the fifth transistor is directly connected to the gate of the second transistor, 
 wherein a gate of the fifth transistor is electrically connected to the gate of the first transistor, 
 wherein one of a source and a drain of the sixth transistor is directly connected to the gate of the second transistor, 
 wherein a gate of the sixth transistor is directly connected to the fifth wiring, 
 wherein one of a source and a drain of the seventh transistor is directly connected to the fifth wiring, 
 wherein the other one of the source and the drain of the seventh transistor is directly connected to a sixth wiring, 
 wherein one of a source and a drain of the eighth transistor is directly connected to the third wiring, 
 wherein the other one of the source and the drain of the eighth transistor is directly connected to the sixth wiring, 
 wherein one of a source and a drain of the ninth transistor is directly connected to the second wiring, 
 wherein the other one of the source and the drain of the ninth transistor is electrically directly connected to a gate of the seventh transistor, 
 wherein a gate of the ninth transistor is directly connected to the first wiring, 
 wherein one of a source and a drain of the tenth transistor is directly connected to the third wiring, 
 wherein the other one of the source and the drain of the tenth transistor is electrically connected to the gate of the seventh transistor, 
 wherein a gate of the tenth transistor is directly connected to a gate of the eighth transistor, 
 wherein one of a source and a drain of the eleventh transistor is directly connected to the first wiring, 
 wherein the other one of the source and the drain of the eleventh transistor is directly connected to the gate of the eighth transistor, 
 wherein a gate of the eleventh transistor is electrically connected to the gate of the seventh transistor, 
 wherein one of a source and a drain of the twelfth transistor is directly connected to the gate of the eighth transistor, and 
 wherein a gate of the twelfth transistor is directly connected to the first wiring. 
 
     
     
       10. The semiconductor device according to  claim 9 , further comprising a gate driver,
 wherein the first transistor to the sixth transistor are part of the gate driver, 
 wherein the second wiring is a second gate signal line, 
 wherein the third wiring is a power supply line, and 
 wherein the fourth wiring is a first gate signal line. 
 
     
     
       11. The semiconductor device according to  claim 9 , further comprising a first gate driver and a second gate driver,
 wherein the first gate driver and the second gate driver can drive same wirings, 
 wherein the first transistor to the twelfth transistor are part of one of the first gate driver and the second gate driver, 
 wherein the second wiring is a second gate signal line, 
 wherein the third wiring is a power supply line, and 
 wherein the fourth wiring is a first gate signal line. 
 
     
     
       12. The semiconductor device according to  claim 9 ,
 wherein one cycle of the first clock signal has a first period and a second period, 
 wherein the first clock signal is H level during the first period, 
 wherein the first clock signal is L level during the second period, 
 wherein the first period and the second period have different lengths, 
 wherein one cycle of the second clock signal has a third period and a fourth period, 
 wherein the second clock signal is H level during the third period, 
 wherein the second clock signal is L level during the fourth period, and 
 wherein the third period and the fourth period have different lengths. 
 
     
     
       13. A semiconductor device comprising:
 a first transistor, a second transistor, a third transistor, a fourth transistor, a fifth transistor, a sixth transistor, a seventh transistor, an eighth transistor, a ninth transistor, a tenth transistor, an eleventh transistor, and a twelfth transistor, 
 wherein one of a source and a drain of the first transistor is directly connected to a first wiring, 
 wherein the other one of the source and the drain of the first transistor is directly connected to a second wiring, 
 wherein one of a source and a drain of the second transistor is directly connected to a third wiring, 
 wherein the other one of the source and the drain of the second transistor is directly connected to the second wiring, 
 wherein one of a source and a drain of the third transistor is directly connected to a fourth wiring, 
 wherein the other one of the source and the drain of the third transistor is electrically connected to a gate of the first transistor, 
 wherein a gate of the third transistor is directly connected to a fifth wiring, 
 wherein one of a source and a drain of the fourth transistor is directly connected to the third wiring, 
 wherein the other one of the source and the drain of the fourth transistor is electrically connected to the gate of the first transistor, 
 wherein a gate of the fourth transistor is directly connected to a gate of the second transistor, 
 wherein one of a source and a drain of the fifth transistor is directly connected to the fifth wiring, 
 wherein the other one of the source and the drain of the fifth transistor is directly connected to the gate of the second transistor, 
 wherein a gate of the fifth transistor is electrically connected to the gate of the first transistor, 
 wherein one of a source and a drain of the sixth transistor is directly connected to the gate of the second transistor, 
 wherein a gate of the sixth transistor is directly connected to the fifth wiring, 
 wherein one of a source and a drain of the seventh transistor is directly connected to the fifth wiring, 
 wherein the other one of the source and the drain of the seventh transistor is directly connected to a sixth wiring, 
 wherein one of a source and a drain of the eighth transistor is directly connected to the third wiring, 
 wherein the other one of the source and the drain of the eighth transistor is directly connected to the sixth wiring, 
 wherein one of a source and a drain of the ninth transistor is directly connected to the second wiring, 
 wherein the other one of the source and the drain of the ninth transistor is electrically connected to a gate of the seventh transistor, 
 wherein a gate of the ninth transistor is directly connected to the first wiring, 
 wherein one of a source and a drain of the tenth transistor is directly connected to the third wiring, 
 wherein the other one of the source and the drain of the tenth transistor is electrically connected to the gate of the seventh transistor, 
 wherein a gate of the tenth transistor is directly connected to a gate of the eighth transistor, 
 wherein one of a source and a drain of the eleventh transistor is directly connected to the first wiring, 
 wherein the other one of the source and the drain of the eleventh transistor is directly connected to the gate of the eighth transistor, 
 wherein a gate of the eleventh transistor is electrically connected to the gate of the seventh transistor, 
 wherein one of a source and a drain of the twelfth transistor is directly connected to the gate of the eighth transistor, 
 wherein a gate of the twelfth transistor is directly connected to the first wiring, 
 wherein a first clock signal is supplied to the first wiring, and 
 wherein a second clock signal is supplied to the fifth wiring. 
 
     
     
       14. The semiconductor device according to  claim 13 , further comprising a gate driver,
 wherein the first transistor to the sixth transistor are part of the gate driver, 
 wherein the second wiring is a second gate signal line, 
 wherein the third wiring is a power supply line, and 
 wherein the fourth wiring is a first gate signal line. 
 
     
     
       15. The semiconductor device according to  claim 13 , further comprising a first gate driver and a second gate driver,
 wherein the first gate driver and the second gate driver can drive same wirings, 
 wherein the first transistor to the twelfth transistor are part of one of the first gate driver and the second gate driver, 
 wherein the second wiring is a second gate signal line, 
 wherein the third wiring is a power supply line, and 
 wherein the fourth wiring is a first gate signal line. 
 
     
     
       16. The semiconductor device according to  claim 13 ,
 wherein one cycle of the first clock signal has a first period and a second period, 
 wherein the first clock signal is H level during the first period, 
 wherein the first clock signal is L level during the second period, 
 wherein the first period and the second period have different lengths, 
 wherein one cycle of the second clock signal has a third period and a fourth period, 
 wherein the second clock signal is H level during the third period, 
 wherein the second clock signal is L level during the fourth period, and 
 wherein the third period and the fourth period have different lengths. 
 
     
     
       17. the semiconductor device according to  claim 9 , further comprising a thirteenth transistor, a fourteenth transistor, a fifteenth transistor, a sixteenth transistor, a seventeenth transistor, and an eighteenth transistor,
 wherein one of a source and a drain of the thirteenth transistor is directly connected to the first wiring, 
 wherein the other one of the source and the drain of the thirteenth transistor is directly connected to a seventh wiring, 
 wherein one of a source and a drain of the fourteenth transistor is directly connected to the third wiring, 
 wherein the other one of the source and the drain of the fourteenth transistor is directly connected to the seventh wiring, 
 wherein one of a source and a drain of the fifteenth transistor is directly connected to the sixth wiring, 
 wherein the other one of the source and the drain of the fifteenth transistor is electrically connected to a gate of the thirteenth transistor, 
 wherein a gate of the fifteenth transistor is directly connected to the fifth wiring, 
 wherein one of a source and a drain of the sixteenth transistor is directly connected to the third wiring, 
 wherein the other one of the source and the drain of the sixteenth transistor is electrically connected to the gate of the thirteenth transistor, 
 wherein a gate of the sixteenth transistor is directly connected to a gate of the fourteenth transistor, 
 wherein one of a source and a drain of the seventeenth transistor is directly connected to the fifth wiring, 
 wherein the other one of the source and the drain of the seventeenth transistor is directly connected to the gate of the fourteenth transistor, 
 wherein a gate of the seventeenth transistor is electrically connected to the gate of the thirteenth transistor, 
 wherein one of a source and a drain of the eighteenth transistor is directly connected to the gate of the fourteenth transistor, and 
 wherein a gate of the eighteenth transistor is directly connected to the fifth wiring. 
 
     
     
       18. the semiconductor device according to  claim 13 , further comprising a thirteenth transistor, a fourteenth transistor, a fifteenth transistor, a sixteenth transistor, a seventeenth transistor, and an eighteenth transistor,
 wherein one of a source and a drain of the thirteenth transistor is directly connected to the first wiring, 
 wherein the other one of the source and the drain of the thirteenth transistor is directly connected to a seventh wiring, 
 wherein one of a source and a drain of the fourteenth transistor is directly connected to the third wiring, 
 wherein the other one of the source and the drain of the fourteenth transistor is directly connected to the seventh wiring, 
 wherein one of a source and a drain of the fifteenth transistor is directly connected to the sixth wiring, 
 wherein the other one of the source and the drain of the fifteenth transistor is electrically connected to a gate of the thirteenth transistor, 
 wherein a gate of the fifteenth transistor is directly connected to the fifth wiring, 
 wherein one of a source and a drain of the sixteenth transistor is directly connected to the third wiring, 
 wherein the other one of the source and the drain of the sixteenth transistor is electrically connected to the gate of the thirteenth transistor, 
 wherein a gate of the sixteenth transistor is directly connected to a gate of the fourteenth transistor, 
 wherein one of a source and a drain of the seventeenth transistor is directly connected to the fifth wiring, 
 wherein the other one of the source and the drain of the seventeenth transistor is directly connected to the gate of the fourteenth transistor, 
 wherein a gate of the seventeenth transistor is electrically connected to the gate of the thirteenth transistor, 
 wherein one of a source and a drain of the eighteenth transistor is directly connected to the gate of the fourteenth transistor, and 
 wherein a gate of the eighteenth transistor is directly connected to the fifth wiring.
Join the waitlist — get patent alerts

Track US10665612B2 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.